ABC130 08 February 2013 ABC 130 Final Design Review 1F. Anghinolfi08/02/13.

Slides:



Advertisements
Similar presentations
JLab High Resolution TDC Hall D Electronics Review (7/03) - Ed Jastrzembski.
Advertisements

Token Bit Manager for the CMS Pixel Readout
SKIROC New generation readout chip for ECAL M. Bouchel, J. Fleury, C. de La Taille, G. Martin-Chassard, L. Raux, IN2P3/LAL Orsay J. Lecoq, G. Bohner S.
HCC Analog Monitor HCC Design Review April 24, 2014 Mitch Newcomer Nandor Dressnandt Aditya Narayan Amogh Halergi Dawei Zhang* * Original design work
Using the EUDET pixel telescope for resolution studies on silicon strip sensors with fine pitch Thomas Bergauer for the SiLC R&D collaboration 21. May.
Final project requirement
SVT TDR meeting – March 30, 2012 List of peripheral blocks for SVT strip readout chips.
ACES Workshop 3-4 March, 2009 W. Dabrowski Serial power circuitry in the ABC-Next and FE-I4 chips W. Dabrowski Faculty of Physics and Applied Computer.
Time Division Multiplexing School of Physics and Astronomy Department of Particle Physics Elissavet Papadima 29/5/2014.
1 © Unitec New Zealand Embedded Hardware ETEC 6416 Date: - 10 Aug,2011.
MB, 9/8/041 Introduction to TDC-II and Address Map Mircea Bogdan (UC)
Saverio Minutoli INFN Genova 1 T1 Electronic status Electronic items involved: Anode Front End Card Cathode Front End Card Read-Out Control card Slow Control.
FPGA IRRADIATION and TESTING PLANS (Update) Ray Mountain, Marina Artuso, Bin Gui Syracuse University OUTLINE: 1.Core 2.Peripheral 3.Testing Procedures.
Trigger A front end chip for SLHC CMS strip tracker IN2P3 microelectronic Summer School Frejus, June 2011  Concept of Silicon strip Pt-module.
VC Feb 2010Slide 1 EMR Construction Status o General Design o Electronics o Cosmics test Jean-Sebastien Graulich, Geneva.
J. Christiansen, CERN - EP/MIC
ASIC Wafer Test System for the ATLAS Semiconductor Tracker Front-End Chip.
Eng.Samra Essalaimeh Philadelphia University 2013/ nd Semester PIC Microcontrollers.
SystemVerilog and UVM for the ABC system verification Francis Anghinolfi 14 Nov 2013 SystemVerilog MiniWorkshop.
Status of Global Trigger Global Muon Trigger Sept 2001 Vienna CMS-group presented by A.Taurok.
11/11/20101F. Anghinolfi ABCN 130 nm Discussion Overview of the list of activities toward a first version of ABCN in 130nm Slides for advanced discussions.
Development of an ASIC for reading out CCDS at the vertex detector of the International Linear Collider Presenter: Peter Murray ASIC Design Group Science.
Work Package 3 On-detector Power Management Schemes ESR Michal Bochenek ACEOLE Twelve Month Meeting 1st October 2009 WPL Jan Kaplon.
14/6/2000 End Cap Muon Trigger Review at CERN 1 Muon Track Trigger Processing on Slave and Hi-pT Boards C.Fukunaga/Tokyo Metropolitan University TGC electronics.
Robert Szczygieł IFJ PANSPIE 2005 Radiation hardness of the mixed-mode ASIC’s dedicated for the future high energy physics experiments Introduction Radiation.
NA62 Trigger Algorithm Trigger and DAQ meeting, 8th September 2011 Cristiano Santoni Mauro Piccini (INFN – Sezione di Perugia) NA62 collaboration meeting,
EoC Status Report Giulio Dellacasa GigaTracker Working Group CERN, December 9th 2008.
G. Aglieri, P.Jarron, J. Kaplon, A. Kluge, M. Morel, M. Noy, L. Pertktold, K. Poltorak August 27, 2012.
Features of the new Alibava firmware: 1. Universal for laboratory use (readout of stand-alone detector via USB interface) and for the telescope readout.
Upgrade to the Read-Out Driver for ATLAS Silicon Detectors Atlas Wisconsin/LBNL Group John Joseph March 21 st 2007 ATLAS Pixel B-Layer Upgrade Workshop.
Common ATLAS/CMS Electronics Workshop March, 2007 W. Dabrowski Atlas ABCNext/SiGe W. Dabrowski Faculty of Physics and Applied Computer Science AGH.
HCC Overview Mitch Newcomer for Francis Anghinolfi, Michelle Key Charriere, Joel Dewitt, Nandor Dressnandt, Amogh Halgeri, Paul Keener, Daniel Lamarra,
AMS HVCMOS status Raimon Casanova Mohr 14/05/2015.
2011/IX/27SEU protection insertion in Verilog for the ABCN project 1 Filipe Sousa Francis Anghinolfi.
Valerio Re, Massimo Manghisoni Università di Bergamo and INFN, Pavia, Italy Jim Hoff, Abderrezak Mekkaoui, Raymond Yarema Fermi National Accelerator Laboratory.
Update on the Design Implementation Methodology for the 130nm process Microelecronics User Group meeting TWEPP 2010 – Aachen Sandro Bonacini CERN PH/ESE.
ClicPix ideas and a first specification draft P. Valerio.
Stave Hybrid/Module Status. Modules Stave Module Building 2 Mechanical Chip Gluings Mechanical Wirebonding Electrical Chip Gluings Electrical Wirebondings.
1 MICE Tracker Readout Update AFE IIt firmware development VLSB firmware development Hardware progress Summary Terry Hart, MICE Tracker Meeting, August.
Sensor testing and validation plans for Phase-1 and Ultimate IPHC_HFT 06/15/ LG1.
CERN, 18 december 2003Coincidence Matrix ASIC PRR Coincidence ASIC modifications E.Petrolo, R.Vari, S.Veneziano INFN-Rome.
CWG4 – The data model The group proposes a time frame - based data model to: – Formalize the access to data types produced by both detector FEE and data.
Introduction ProjectRequirements Project Requirements In a previous senior design project, a wireless front-end was added to Iowa State University’s Teradyne.
CMOS Front End ASICS for the SLHC Inner Tracker May 3, 2007 Mitch Newcomer.
Greg Alkire/Brian Smith 197 MAPLD An Ultra Low Power Reconfigurable Task Processor for Space Brian Smith, Greg Alkire – PicoDyne Inc. Wes Powell.
Pixel power R&D in Spain F. Arteche Phase II days Phase 2 pixel electronics meeting CERN - May 2015.
UPDATE ON CLICPIX2 DESIGN Pierpaolo Valerio Edinei Santin
Common test for L0 calorimeter electronics (2 nd campaign) 4 April 2007 Speaker : Eric Conte (LPC)
ABCN & HCC 29 Feb 2012 Short status Preliminary, not approved ! 2/29/12F. Anghinolfi1.
Peter W Phillips Ashley Greenall Matt Warren Bruce Gallop 08/02/2013.
Terra-Pixel APS for CALICE Progress meeting 10 th Nov 2005 Jamie Crooks, Microelectronics/RAL.
1.No mention is made about the ePLL. Figure 1 does not indicate which clocks are used by the various blocks. How does the VMM capture block guarantee that.
Rutherford Appleton Laboratory September 1999Fifth Workshop on Electronics for LHC Presented by S. Quinton.
UPDATE ON CLICPIX2 DESIGN Pierpaolo Valerio Edinei Santin
RD53 1.  Full/large demonstrator chip submission ◦ When: 2016 A.Early 2016: If chip must have been fully demonstrated in test beams for TDRs to be made.
Design of the 64-channel ASIC: update DEI - Politecnico di Bari and INFN - Sezione di Bari Meeting INSIDE, December 18, 2014, Roma Outline  Proposed solution.
H. Krüger, , DEPFET Workshop, Heidelberg1 System and DHP Development Module overview Data rates DHP function blocks Module layout Ideas & open questions.
TDC status and to do 1. Status of TDC design 2. List of future activities.
MADEIRA Valencia report V. Stankova, C. Lacasta, V. Linhart Ljubljana meeting February 2009.
Digital readout architecture for Velopix
ABC130 Testability and SEU Protection Reset eFUSE
Christophe Beigbeder PID meeting
DCH FEE 28 chs DCH prototype FEE &
Meeting at CERN March 2011.
HV-MAPS Designs and Results I
Upgrade of the ATLAS MDT Front-End Electronics
J. J. John on behalf of the team
Maintaining Data Integrity in Programmable Logic in Atmospheric Environments through Error Detection Joel Seely Technical Marketing Manager Military &
New DCM, FEMDCM DCM jobs DCM upgrade path
Preliminary design of the behavior level model of the chip
Presentation transcript:

ABC February 2013 ABC 130 Final Design Review 1F. Anghinolfi08/02/13

Introduction What we present today :  A set of responses to the previous review report (see next slides and other talks)  Updated information about the ABC130 front-end (from updated detector parameters after irradiation)  Voltage regulators setup and power up case  Verification processes  Near “final” layout figures  Some open questions, that may impact the submission schedule  Most probable submission scenarios  First evaluations test proposal 2F. Anghinolfi08/02/13

Introduction The ABC130 design team 3F. Anghinolfi08/02/13 PENN Mitch NewcomerSystem, specs, overview Nandor DressnandtIO designs, shunt device Amogh HalgheriInput registers, FastClusterFinder Michal BochenekVoltage Regulator RAL Michelle Key- Charriere Functional Verification Geneva University Daniel La MarraL1-DCL, Top Logic design Santa Cruz Joel de WittCommand decoder, registers, readout and serializer Krakow Krzysztof SwientekEncounter, final DRC and LVS CERN Francis AnghinolfiPipeline and buffers, verifications Jan KaplonFront-End design Piotr RymaszewskiFE layout, power up simulations Filipe SousaTMR insertion C. PaillardSRAM design David MonzatSRAM layout and charact. Bruno AllongueSRAM SEU cross section UCL Samer KilaniR3-DCL

Main Progresses since last review ABC130 :  RTL code completion (but not frozen actually)  ABC ID chip address field moved from 4 to 5 bits (60 bits readout packet)  Adding a 5 bits HCC ID field address to the commands packets (58 bits readout packets instead of 54)  New definition of the command packet to include the HCC commands  (at HCC output) : 64 bits packet size, 2 scrambling options (one is 8b/10b that extends the packet size to 80 bits) 4F. Anghinolfi08/02/13

Main Progresses since last review ABC130 : “What are required operating margins: clock frequencies, cluster search time, trigger rates, data transmission FIFO depth, etc.?” 5F. Anghinolfi08/02/13 Clock FrequenciesSimulation 41.7MHz/166MHz Cluster Search TimeR3 : 4BC (100ns) L1 : 64BC (1.6us) Trigger RatesSimulation 1MHz L0/50KHz R3/200KHz L1 BW limit is reached if packets > 2 per L1 Trigger (6 clusters) FIFO depthsThru aCSR L1 R3 bCSR XOFF stops transfer Required for “all 1”

Main Progresses since last review ABC130 : “Some of the designs show some degree of "committeeization", that is there was a lack of coherence in some cases between design approaches to related problems - for instance in having multiple data compression algorithms or multiple bandgap designs “ BANDGAP : Only one version (3 copies) used in ABC130. Data Compression Algorithm : difference is justified by 1) execution time 2) limited data per event per chip for R3 (one packet only), full data per event per chip for L1 (up to 24 packets) 6F. Anghinolfi08/02/13

Main Progresses since last review ABC130 : “The simulation test bench presented is an excellent tool, and it should be exploited to its fullest extent. An effort should be made by the strip community to document all operation use cases, both for normal operations and exceptions, and these should then be implemented as test bench vectors. All vectors should eventually be run on the final design with timing back-annotation” See status during the presentation on functional verification 7F. Anghinolfi08/02/13

Main Progresses since last review ABC130 : “Models for analog blocks could be produced and included in the test bench simulation. These can be simple models that simply provide dummy values or use register data in dummy ways, or more sophisticated depending on available resourced and usefulness of more sophistication.” Most of the analogue blocks have a functional model where the activity is displayed during functional verification (Regulator ON/OFF, FE block bias change, etc ….) 8F. Anghinolfi08/02/13

Main Progresses since last review ABC130 : “One of the SEU mitigation techniques will be a “watchdog” circuit in the data compression logic to provide a reset if the logic should ever become hung-up. While this technique can resolve such SEU created problems, they can sometime cause their own problems by incorrectly over reacting. The triplication protection of the watchdog circuit should be carefully studied so that its sensitivity is well understood. Francis during the review” The watchdogs are triplicated and used only on the DCL functions. The watchdog can only corrupt the DCL function (ie one packet or serie of packet formation) but not the entire chip. 9F. Anghinolfi08/02/13

ABC130 Physical layout Main Progresses : ABCN:  I/O definition (double size pads), ESD protection devices, and power distribution  Pad ring definition and pads physical layout  Physical layout : Front-End (completed) custom layout Back-end and chip assembly through Encounter (timing constraints are always part of the chip assembly) 10F. Anghinolfi08/02/13

IRRADIATIONS RAM block SEU cross section has been measured at H4IRRAD (Mixed field) from 15 Nov to 3 rd Dec, total fluence 2.5E11HEH/cm2 : cross section 4.8E-14 SEU : ABC 130 in its first version WILL NOT BE “FULLY” protected against SEU errors : a specific/serious program for evaluating the SEU risk should be prepared (resource, money) to run tests with the ABC130 (&HCC) coming versions. 11F. Anghinolfi08/02/13

ABC130 Assembly : The Front_End The Front-End block shows the input (to strip) pads area (on left) then the active area elements (256 channels, center) then in green the power bus bars extending at right to connect to the Analogue power pads across the Digital block On top 2 pads are placed for test purpose FE block size (without power bars extension over the Digital block ) 7862 um x 2615 um 12F. Anghinolfi08/02/13

ABC130 Assembly : Digital Block (BE) Pads ring as agreed with hybrid designers (Ashley, Nobu etc..) Pipeline RAMs Analogue power regulator Shunt Devices (Serial Power) Pipeline RAMs Central part has most of the standard cells logic and will be covered by the analogue power bus extension R3L1 Buffers BE block size 7900 um x 4000 um Digital power regulator R3L1 Buffers 13F. Anghinolfi08/02/13

ABC130 Assembly : Preliminary view Chip size 7900 um x 6700 um 14F. Anghinolfi08/02/13

ABC130 Current Status Actual : – Assembly of FE and BE (Krzysztof (layout)/Francis(functional)) – Encounter : layout verification (DRC, LVS through Calibre and Assura) Next : – Functional verification with delay annotations F. Anghinolfi1508/02/13

Elements discussed by designers FastClusterFinder layout implementation is not done and can be seen as one block delaying the expected submission time Digital power estimates (from tools) are poor : our confidence in numbers is low. eFUSE register implementation adds special constraints : do we need it on this version ? F. Anghinolfi1608/02/13