Ron Sidwell 1 L0 Datapath Ron Sidwell, Noel Stanton, Russ Taylor The Kansas State University.

Slides:

Advertisements

Similar presentations

Twisted Pair Cable Dense assembly (OD 5-7 mm) with –Twisted pairs : total 21; 44-pin mm dual row Omnetics connector differential signals single-ended.

Advertisements

Bagby L0 Workshop L0 Infrastructure  Mapping  Installations u Horseshoe Area s Adapter Card u Cathedral s Low Voltage Fuse Panel u Platform s.

ESODAC Study for a new ESO Detector Array Controller.

Chapter 22 All About SCSI.

RPC Electronics Status Overall system TDC –Digitizing frequency issue (determine the bin size of the TDC value) Discriminator test result Trigger module.

CMS WeekDec 2002E. Hazen HF Electronics Status Report E. Hazen, J. Rohlf, E. Machado Boston University.

4 Dec 2001First ideas for readout/DAQ1 Paul Dauncey Imperial College Contributions from all of UK: result of brainstorming meeting in Birmingham on 13.

David Nelson STAVE Test Electronics July 21, ATLAS STAVE Test Results Version 1 David Nelson July 21, 2008.

ITOP LV power supply and cable scheme G. Visser Indiana University 3/17/2015.

Measuring Leakage Current on Singles and Ladders P. Riedler and S. Ceresa, August 2005 Sensor Chip Manipulator Needle for sensor back side contact Probe-card.

Chapter 8 All About SCSI.

SLHC - WP7 Barrel UPDATE on LAYOUT OF SERVICES AT THE BARREL ENDS OPTO PCBS: Sketches describe options after discussion with Tony Weidberg ( ) Preference.

ZTF Interconnecting Scheme Stephen Kaye

A* candidate for the power supply Wiener MPOD-LV crate w/ remote control only (except for local on/off switch) Type “EC LV” Front or rear connections (reverse.

ATLAS Tracker Upgrade Stave Collaboration Workshop Oxford 6-9 February 2012 ABC 130 Hybrid.

Jonathan Yitzchaki David Michaeli Instructor: Ina Rivkin Spring

Leo Greiner IPHC testing Sensor and infrastructure testing at LBL. Capabilities and Plan.

Flobber Space Constraints: Resolution Options James Mott, Eric Hazen, Dan Gastler Tracker Meeting 08/20/15.

Ageing … Eric Kajfasz (CPPMarseille) D0 Workshop, Beaune, June 17, 2003 DØSMT.

CVD PCB, first steps. 15 mm 25 mm Chip area. No ground plane underneath the chip. Bulk isolated => only one ground line Power lines Connector: 11,1mm*2,1mm:

Status of the PCI Test Stand Hardware status: Three known working PTS’s: 2 at FNAL, 1 at UIUC. Korean group working on one, LBL has one running yet? Adapter.

U.B. Presentation October Bernard COURTY L.P.C.C. College de France - Paris.

1 Module and stave interconnect Rev. sept. 29/08.

1 E906 Pre-Amplifier Card 2009/10/07. 2 E906 Wire Chambers Station1 MWPC: –build a new E906 MWPC. –4500 channels in total. Station2 DC: –recycle old E866.

LNL 1 SLOW CONTROLS FOR CMS DRIFT TUBE CHAMBERS M. Bellato, L. Castellani INFN Sezione di Padova.

Silicon RunIIb Workshop, Dec , A. Bean, M. Demarteau Slide 1 Workshop  Workshop is to “Move beyond the Technical Design Proposal”  Many.

Leo Greiner IPHC DAQ Readout for the PIXEL detector for the Heavy Flavor Tracker upgrade at STAR.

Network Cabling Primary Cable Types The Network Interface Card Wireless Networking 1.

HBD FEM Overall block diagram Individual building blocks Outlook ¼ detector build.

Bagby, Foglesong General Silicon Meeting Run IIb LVPS Status  Design Goals  Key Issues  System Diagrams  Prototype – 1%  Plans.

Ronald Lipton PMG June Layer 0 Status 48 modules, 96 SVX4 readout chips 6-fold symmetry 8 module types different in sensor and analog cable length.

Oct 29, 2001 Ron Sidwell 1 Purple Card. Oct 29, 2001 Ron Sidwell 2 Purple Card Spec Two channels per printed circuit board Size ~20 sq. in. or best effort,

C. Beigbeder Final design Review ECAL/HCAL Frond End  FE board : current prototype  Test results Qualification Clock adjustment Noise analysis  FE board.

Leo Greiner PIXEL Hardware meeting HFT PIXEL detector LVDS Data Path Testing.

FED RAL: Greg Iles5 March The 96 Channel FED Tester What needs to be tested ? Requirements for 96 channel tester ? Baseline design Functionality.

CARDIAC meeting – 30 Sept 05 M3R3-M5R3-M5R4 FEE status.

Andrei Nomerotski, Fermilab Silicon Electronics & Readout Silicon Electronics & Readout Andrei Nomerotski, D0/Fermilab April , Temple Review Overview.

L0 Technical Readiness Review-Electronics Installation Linda Bagby L0 Electronics Installation  System Electronics Overview u Low Voltage s Filter.

March 9, 2005 HBD CDR Review 1 HBD Electronics Preamp/cable driver on the detector. –Specification –Schematics –Test result Rest of the electronics chain.

Twisted Pair Cable A.Nomerotski 12/12/02  Dense assembly (OD 5-7 mm) with u Twisted pairs : total 21; 44-pin mm dual row Omnetics connector s differential.

1M. Ellis - 17th May 2007 SciFi Decoding (Everything you never wanted to know but couldn’t avoid going over and over)  VLSB Data (unpacking to AFE, MCM,

ERC - Elementary Readout Cell Miguel Ferreira 18 th April 2012

Director’s Review of RunIIb Dzero Upgrade Installation Linda Bagby L0 Electronics Installation  System Electronics Overview u Low Voltage u High.

Electronics: Junction Cards, Adapter Card, Purple Card, …. Ron Sidwell, K. Harder, T. Sobering, R. Taylor, E. VonToerne, Kansas State U.

Pads Assembly- Zamiatin Si Detector – ELMA/Dubna/MSU Interface Board – dubna/baskagiv Carrier Board -dubna/baskagiv Pre-Amp –sleniov(analog) Basilev-dubna.

Connector Differential Receiver 8 Channels 65 MHz 12 bits ADC FPGA Receive/buffer ADC data Format triggered Events Generate L1 Primitives Receive timing.

12/17/01 Ron Sidwell 1 Run2b Datapath 17 Dec Update Bill Reay, Ron Sidwell, Noel Stanton, Russell Taylor, Kansas State University.

12/10/01 - Cecilia Gerber UIC Slide 1 Testing Card specifications l Will be used in the Run2b SASEQ-based test stands  needed. Build 75, two.

TPC electronics Status, Plans, Needs Marcus Larwill April

DCS meeting - CERN June 17, 2002V.Kouchpil SDD DCS status Low Voltage system End-ladder ASIC High Voltage system Cooling system Schedule.

SLHC SCT Hybrid (CERN 2nd July 2007)1 SLHC SCT Hybrid Concept Ashley Greenall The University of Liverpool.

Update on the Bus, the HDI and peripheral electronics M. Citterio on behalf of INFN Milano and University of Milan SuperB Workshop: SVT Meeting.

Week 22: Schematic Week 23-Week 27: Routing Gerber files have been available since 9th July 1st prototype: – PCB manufacturer: supervised by KIT – Cabling:

2 March 2012Mauro Citterio - SVT Phone meeting1 Peripheral Electronics Some updates Mauro Citterio INFN Milano.

EC electronic status. Outline Reminders History EC-front unit status EC_ASIC status What next ? 2.

HF ROBOX PRR3 Apr 2003E. Hazen HF Front-End Electronics ● System Description – Overview – PMT Board, ROBOX, Patch Panel – Signal Cable, Front-end boards.

Noise & Grounding Andrei Nomerotski (U.Oxford) 17 July 2007.

Development of T3Maps adapter boards

LKr status R. Fantechi.

Markus Friedl (HEPHY Vienna)

Calorimeter Mu2e Development electronics Front-end Review

Hans Krüger, University of Bonn

Elevator Controller Device

HPS Motherboard Electronic Design

FMC adapter status Luis Miguel Jara Casas 5/09/2017.

Outer Endcap External Bus tape

RPC Electronics Overall system diagram Current status At detector

Presentation transcript:

Ron Sidwell 1 L0 Datapath Ron Sidwell, Noel Stanton, Russ Taylor The Kansas State University

Ron Sidwell 2 Needs- SVX2 vs SVX4 ItemSVX2SVX4 Analog cableYesyes hybridYesyes Digital jumperOld style- need material and vendor New style- have 3 vendors Junction cardNew style, see below. Build- base on 2- chan prototype Adapter cardOld style, use H disk Build 2-hybrid version. Interface boardsUse Hdisk slotsUse hdisk slots HVNew separate run

Ron Sidwell 3 Needs- SVX2 vs SVX4(p.2) ItemSVX2SVX4 Fuse PanelNo change IB backplaneNo Change Low VoltageNo Change

Ron Sidwell 4 Digital Jumper Cables – SVX2 option Making more Run2a-type Low-Mass Cables isn’t trivial Long, ~ 2 to 3 m Honeywell only vendor? Parallel submini coax is long lead-time item Use present H-disk LMC’s? Already routed to adapter cards, most of cable plant exists Requires new junction cards in H-disk region, and new short jumper cables from hybrids to junction cards Present H-disk DJC’s do not have connector on inner end, but HDI-style flex tail => Need Hirose connector on junction card Problem: LMC’s not tested above volts, have filter capacitors with 100 to 200 volt rating

Ron Sidwell 5 Digital Jumper Cables – SVX4 option Need Run2b-style digital cables, twisted-pair cables, and junction cards Concern: Will twisted-pair cable fit thru cracks in present adapter-card plant? All (most?) of present H-disk adapter cards are in the last AC row

Ron Sidwell 6 Old vs New Adapter Cards Difficult to match existing holes- half of new card is 10% wider than old card.

Ron Sidwell 7 LV Power Needs Need: +5V for adapter card (0.3A max) +3.3V for adapter card (0.2A max) +3 to 4V for SVX4 regulator (0.2A per hybrid) Have, if nothing is changed: AVDD +5.75V  +5V for adapter card AVDD2 +4V  SVX4 DVDD  +3.3 V for adaptercard Requires changes in adapter card power layout.

Ron Sidwell 8 L0-L1 junction card sketch This is an very old conceptual sketch of the L0/L1 junction card. Current ideas are to solder the clock and power connections. Data connections are via AVX (hybrid side)and Omnetics (sequencer side). Geometry (2 vs 3 channel) depends on readout organization……

Ron Sidwell 9 Rough Costs- SVX2 vs SVX4 ItemSVX2SVX4 Junction Card TBD~$31K Adapter cardRecycle~$63K (conservative) Costs include new layouts and one prototype run for each item. Assumes 144 hybrids are readout.

Ron Sidwell 10 Interface Board Changes? Probably none needed. Temp trip OK at 40 deg. Low temp is -10 deg (I think) Current trip is 0.75A, OK for L0 Clock offset is ~2.3v, a bit high but probably OK. Must reprogram firmware, but JTAG connector is accessible. Adapter card designed to look like Run2a hybrid, so shouldn’t need termination changes.