Mid-Term Presentation February 28, 2008. Team Members Charlie Mraz EE Team Leader Analog Design PCB Layout Allen Joiner EE Power Supply Purchasing/Finance.

Slides:



Advertisements
Similar presentations
Controller Tests Stephen Kaye Controller Test Motivation Testing the controller before the next generation helps to shake out any remaining.
Advertisements

Georgia Tech Digital Back-end µHRG interface Curtis Mayberry School of Electrical and Computer Engineering Georgia Institute of Technology January 13 th,
Analog Basics Workshop RFI/EMI Rejection
1 Variable Frequency AC Source Students: Kevin Lemke Matthew Pasternak Advisor: Steven D. Gutschlag 1.
This lesson covers the following outcomes Unit 54 P1, P7, P8 Unit 6 P10, P11.
University Of Vaasa Telecommunications Engineering Automation Seminar Signal Generator By Tibebu Sime 13 th December 2011.
Data Acquisition Risanuri Hidayat.
Oscilloscope Watch Teardown. Agenda History and General overview Hardware design: – Block diagram and general overview – Choice of the microcontroller.
Astronomical Array Control & Acquisition System at NAOC Zhaowang Zhao Binxun Ye Research Labs for Astronomy National Astronomical Observatories, Chinese.
ILab Final Presentation EE 496 May 4, Members Ka Hing Chan – Male – Age 21 Nana Kim – Female – Age 22 Chong Quach – Female – Age 40.
Aztec PC Scope Preliminary Design Review Fall 2006 Michael MasonJed Brown Andrew YoungsJosh Price.
ILAB (iTASK Module) Preliminary Design Review EE 496 March 3, 2007 Archimedes.
Introduction AD620 Instrumentation Amplifier
Aztec PC Oscilloscope Michael Mason Jed Brown Josh Price Andrew Youngs.
EE 198 B Senior Design Project. Spectrum Analyzer.
High Speed, high common mode immunity communication interface Team May12-05 Chendong Yang Mengfei Xu Advisor: Nathan Neihart Client: RBC Medical Development.
Oscilloscope Tutorial
Link A/D converters and Microcontrollers using Long Transmission Lines John WU Precision Analog - Data Converter Applications Engineer
RF Equipment AFFORDABLE, SIMPLE, RELIABLE.. Compact and Reliable All of our equipment is packaged in sturdy powder- coated aluminum cases just a few inches.
Department of Electrical and Computer Engineering Lighting Tool Box Winter 2004 ECE 498 Team Members: Nick Sitarski Blaine Thompson Brandon Harris Dave.
Pinewood Derby Timing System Using a Line-Scan Camera Rob Ostrye Class of 2006 Prof. Rudko.
ECE 477 DESIGN REVIEW TEAM 2  FALL 2011 Members: Bo Yuan, Yimin Xiao, Yang Yang, Jintao Zhang.
Test your projects… ….from your PC!. Today’s Presentation Background Problem Statement Objectives Milestones Technical Approach Future Work Achievements;
Lessons Learned The Hard Way: FPGA  PCB Integration Challenges Dave Brady & Bruce Riggins.
1 RF Vector Impedance Analyser Josh McIntyre Supervisor: Nasser Asgari.
FPGA Controlled Amplifier Module May Team Members  Jesse Bartley, CprE  Jiwon Lee, EE  Michael Hayen, CprE  Zhi Gao, EE Client: Teradyne Corp.
Students:Alexander Kinko Roni Lavi Instructor:Inna Rivkin Duration:2 Semesters Midterm Presentation Part 1 - Spring 2008 Midterm Presentation Part 1 -
CS-EE 481 Spring Swift-Fox Founder’s Day, 2005 University of Portland School of Engineering Imagine the ability to view and record Up to five different.
An Unobtrusive Debugging Methodology for Actel AX and RTAX-S FPGAs Jonathan Alexander Applications Consulting Manager Actel Corporation MAPLD 2004.
ECG Monitor Objective o Provide users an economical ECG monitoring device o Raise awareness to the importance of a healthy heart and living o Allow doctors.
Class-D Garage Band Amplifier Team: Aaron Danielson, Robert Mann, Randall Newcomb, Andrew Russell Sponsor: Nigel Thompson, RT Logic Advisor: Dr. William.
Optical Heart Monitor / Jump Drive Group 6 Sponsor: Calit2 Mentor: Paul Blair, Ph.D. Team: Kari Nip, Matt Chandrangsu, Jeffrey Chi.
FM CONVERTER. Team Members Dan Harkins Team Leader Beau Blackwell George Henry Shawn Welch Dr. Georgios Lazarou Advisor.
Michael Lisoski Leblanc Meneses Jason Schaer Bryan Staton.
Project Goals Our task was to take the proof of concept and make a production ready prototype with the following parameters Use low cost microprocessor.
High-Performance FPGA-Controlled Amplifier Phase IV May April 27 th, 2005.
Mid-Semester Presentation Senior Design 1 October 8, 2009.
Meteor Receiver Andrew Thoni Charlie Hunter Greg Watkins Nick Nicholson Will Marshall.
Mid-Semester Presentation Senior Design 1 October 8, 2009.
Final Presentation November 29, Team Members Duties: Real Time Clock Website Kevin Wellman Electrical Engineering Reginald Lott Adam Teague Matthew.
Mid Semester Presentation February 24, Team Members Duties: Real Time Clock Website Kevin Wellman Electrical Engineering Reginald Lott Adam Teague.
Midterm Presentation Music Alarm Clock. Craig Bilberry Team Leader Electrical Engineering Layout and Design Atomic Clock Signal Will Kalish Electrical.
Path The purpose of this project is to design a universal data recording device to monitor the health of a Dresser-Rand compressor during operation. In.
December 2nd, 2008 Power Melder Midterm Presentation.
Midterm Presentation Senior Design II February 28, 2012.
Portable Rechargeable Output Power Supply (PROPS) Final Presentation April 24, 2008.
Soil Testing Data Logger Mid-Semester Presentation October 7, 2010.
Mid Semester Presentation Draft February 17, 2011.
Mid-Term Presentation October 5, Team Members Charlie Mraz EE Team Leader Analog Design PCB Layout Allen Joiner EE Microprocessor Design Power Supply.
December 2nd, 2008 Power Melder Midterm Presentation.
Automated Control System
Daredevil Robot Direction Module (DRDM) Senior Design II Final Presentation.
Plasma Sense Amplifier
Digital to Analog Converter (DAC)
The labjack. WHAT IS A LABJACK? An interface box that allows a computer to interact with the real world by collecting data and passing out instructions.
RFID AC SWITCH Mid-Term Presentation September 30, 2008.
May FPGA Controlled Amplifier Module (FCAM) December 8, 2005.
Submitted by:.  Project overview  Block diagram  Power supply  Microcontroller  MAX232 & DB9 Connector  Relay  Relay driver  Software requirements.
G.F. Tassielli - SuperB Workshop XI LNF1/11 02/12/2009 Status report on CLUster COUnting activities G. F. Tassielli on behalf of CLUCOU group SuperB Workshop.
TRANSMISSION LINE MULTIPLE FAULT DETECTION AND INDICATION TO EB
Digital Automatic Climate Control Senior Design II Mississippi State University Insert picture of old amplifier board and new blowerboard.
32ch Beam-Former for Medical Ultrasound Scanner Performed by : Alaa Mozlbat, Hanna Abo Hanna. Instructor : Evgeniy Kuksin.
MADEIRA Valencia report V. Stankova, C. Lacasta, V. Linhart Ljubljana meeting February 2009.
Detailed Block Design Presentation 3 (P3)
Analog FE circuitry simulation
PC Mouse operated Electrical Load Control Using VB Application
FPGA.
Front-end electronic system for large area photomultipliers readout
ECE 477 Final Presentation Team 2 Spring 2012
The Nostalgic 4 ECE 477 Group 5 Peter Salama John Mastarone
Presentation transcript:

Mid-Term Presentation February 28, 2008

Team Members Charlie Mraz EE Team Leader Analog Design PCB Layout Allen Joiner EE Power Supply Purchasing/Finance James Sakalaukus CPE FPGA Implementation Scott Wilson CPE PIC Implementation Website Design

Overview Introduction Team Problem/Solution Constraints Economic Manufacturability Design Refinements Analog FPGA Microprocessor Power Supply Test Plan Packaging PCB Enclosure

Problem Test Equipment is Expensive Oscilloscopes and Function Generators are Chained to University Lab Benches Opportunity to Learn, Experiment, or Work is Limited to School or Work Hours Students, Hobbyists, and Small Businesses Cannot Afford to Purchase Their Own Equipment

Solution PC-Based Oscilloscope / Function Generator External Device can be Small and Inexpensive Leverages Computing Resources of any PC with a USB Port Graphical User Interface Standard Scope Probe Inputs and Function Generator Output Data can be Saved and Processed “Off-Line” by Excel, MATLAB, or other Analysis Tools

The Competition Bitscope BS310U [1] Stingray DS1M12 [2] DAWGi Sample Rate 40MSa/s1MSa/s60MSa/s Analog Bandwidth 100MHz250kHz30MHz Max. Input Voltage 208Vp-p10Vp-p20Vp-p Price$515.00$220.00$199.00

Constraints Practical Constraints Cost Manufactured for around $150 Sold for Around $200 Comparable products have an MSRP of up to $515 Ease of Assembly No Leadless Packages like BGA, CSP, etc. Components on Top of Board Only

Design Refinements Analog Signal Conditioning New Op-Amps from TI PSPICE Models Allowed Improved Simulations JFET-Input Probe Buffer Improves Performance With Attenuating Probes High-Speed Current-Feedback Op-Amps in the High- Gain Stages Provide Increased Bandwidth at Higher Gains Simulation Parameters Fine-Tuned for Maximum Gain Flatness

Simulated Performance Input Gain of 20: 32MHz 47MHz 56MHz

Prototype Performance FrequencyMagnitude (V)Gain (dB) 1 kHz MHz MHz MHz NOTE: Measurements taken at overall gain of 20

Simulated Performance Output Gain of 10: 22MHz 103MHz 111MHz

Design Refinements FPGA Design Migrated from Dev. Board to PCB Spartan 3E Family Device Chosen to Maximize Resource/Cost Ratio Dedicated Clock Nets Used to Improve Max Clock Rate I/O Banking Improved Minimal Changes Required in Logic Design

Design Refinements Microprocessor PIC18F65J50 Chosen For Production Design Lower Cost - $3.01 vs. $4.38 for 18LF4550 More I/Os Two EUSARTs Allow Separate SPI Interfaces for Analog Components and FPGA Minimal Changes Required in Code

Design Refinements Power Supply Dedicated Power Supply Circuits Replace Prototype’s Bench Supply/Wall Wart Combination Seven Individual Voltage Rails: +/-12V, +/-3.3V, +3.3V, +2.5V, +1.2V Generates 2.048V and 1.024V Precision References AC Wall Transformer and Half-Wave Rectifier Front End Linear Regulators Throughout

Test Plan Oscilloscope Bandwidth Test Voltage Test Function Generator Bandwidth Test Voltage Test Waveform Test

Oscilloscope Bandwidth Test Input Signal must be within -1dB at 30MHz Must sample the signal at 60MSa/s

Oscilloscope Voltage Test Must be capable of handling a 20V Peak to Peak Signal through a 10x probe 2 Volt Input Naked

Function Generator Bandwidth Test Signal must be -1dB at 30MHz Signal must be sampled at 60MSa/s

Function Generator Voltage Test Must output a 10V Peak to Peak Signal Must drive a 50Ω Load

Function Generator Waveform Test Must Display four waveforms Sine wave Square wave Triangle wave Sawtooth wave

Enclosure Extruded Aluminum Case 6.3" L x 4.06" W x 1.2" H Rails for 100mm wide PCB Plastic Bezel 3 – BNC Connectors 1 – USB Mini B Connector 1 – 2.1mm Power Connector 3 – Toggle Switches [1] [3] [5] [4] [2]

PCB Four Layer Board Separate ground and power planes Spilt ground plane and split power plane Reduce Noise Everything is on one board Easy assembly No wires No board to board connectors Board will just slide into enclosure on the rails

PCB BNC Connectors Power Connector USB Connector Input Stages Output Stage FPGAMicrocontroller BFCs

Conclusion Team Redistribution Constraints Design Refinements Test Plan Packaging Questions???

References [1]Hammond, “1455L1601”, [Online]. Available: [Accessed February. 27, 2008]. [2](26, Febrary 2008) DigiKey. [Online] Available: ND [3](26, Febrary 2008) DigiKey. [Online] Available: ND [4](26, Febrary 2008) DigiKey. [Online] Available: 002APJ-ND [5](26, Febrary 2008) DigiKey. [Online] Available: 15-ND