Dept. of Electrical and Computer Eng., NCTU 1 Lab 7. 8-to-1 Multiplexer Presenter: Chun-Hsien Ko Contributors: Chung-Ting Jiang and Lin-Kai Chiu.

Slides:



Advertisements
Similar presentations
Demultiplexers Module M6.4 Section 6.4. Demultiplexers YIN 1 x 4 DeMUX d0d1 Y0 Y1 Y2 Y3 Y0 Y1 Y2 Y3 d1d0 0 0 YIN YIN YIN
Advertisements

Digital Logic Design Week 7 Encoders, Decoders, Multiplexers, Demuxes.
Decoders/DeMUXs CS370 – Spring Decoder: single data input, n control inputs, 2 outputs control inputs (called select S) represent Binary index of.
Multiplexers Module M6.1 Section 6.4. Multiplexers A 4-to-1 MUX TTL Multiplexer A 2-to-1 MUX.
Multiplexer as a Universal Function Generator
Multiplexer MUX. 2 Multiplexer Multiplexer (Selector)  2 n data inputs,  n control inputs,  1 output  Used to connect 2 n points to a single point.
Example of a Combinatorial Circuit: A Multiplexer (MUX)
 Combinational circuit that selects binary information from one of many input lines and directs information to a single output line.
Combinational Logic Chapter 4.
Decoders and Multiplexers Prof. Sin-Min Lee Department of Computer Science San Jose State University.
Sahar Mosleh PageCalifornia State University San Marcos 1 Multiplexer, Decoder and Circuit Designing.
CS2100 Computer Organisation MSI Components (AY2015/6 Semester 1)
Combinational Logic By Taweesak Reungpeerakul
Eng. Mohammed Timraz Electronics & Communication Engineer University of Palestine Faculty of Engineering and Urban planning Software Engineering Department.
1 Lecture 9 Demultiplexers Programmable Logic Devices  Programmable logic array (PLA)  Programmable array logic (PAL)
DIGITAL LOGIC ELECTRICITY, GATES, COMPONENTS. DIGITAL LOGIC READING: APPENDIX C THROUGH C.3 The Student shall be able to: Define voltage, current, resistance,
Morgan Kaufmann Publishers
Functions of Combinational Logic By Taweesak Reungpeerakul
Eng. Mohammed Timraz Electronics & Communication Engineer University of Palestine Faculty of Engineering and Urban planning Software Engineering Department.
1 CSE370, Lecture 10 Lecture 10 u Logistics n HW3 due Friday (cover materials up to this lecture) n Lab3 going on this week n Midterm 1: a week from today.
Multiplexers and Demultiplexers
Multiplexers and De-Multiplexers 1
Logic Gates M. AL-Towaileb1. Introduction Boolean algebra is used to model the circuitry of electronic devices. Each input and each output of such a device.
ENG241/ Lab #11 ENG2410 Digital Design LAB #1 Introduction Combinational Logic Design.
Magnitude Comparator A magnitude comparator is a combinational circuit that compares two numbers, A and B, and then determines their relative magnitudes.
Dept. of Electrical and Computer Eng., NCTU 1 Lab 4. BCD Adder Presenter: Chun-Hsien Ko Contributors: Chung-Ting Jiang and Lin-Kai Chiu.
ECEN 248 Lab 2: Logic Minimization and Karnaugh Maps
CS151 Introduction to Digital Design Chapter 3: Combinational Logic Design 3-1 Design Procedure 1Created by: Ms.Amany AlSaleh.
Dept. of Electrical and Computer Eng., NCTU 1 Lab 9. Up Counter Presenter: Chun-Hsien Ko Contributors: Chung-Ting Jiang and Lin-Kai Chiu.
Dept. of Electrical and Computer Eng., NCTU
Dept. of Electrical and Computer Eng., NCTU 1 Lab 8. D-type Flip-Flop Presenter: Chun-Hsien Ko Contributors: Chung-Ting Jiang and Lin-Kai Chiu.
Dept. of Electrical and Computer Eng., NCTU
ECE 2110: Introduction to Digital Systems Chapter 6 Combinational Logic Design Practices Multiplexers.
Prepared by: Careene McCallum-Rodney Multiplexor.
Dept. of Electrical and Computer Eng., NCTU 1 Lab 2. NAND and XOR Presenter: Chun-Hsien Ko Contributors: Chung-Ting Jiang and Lin-Kai Chiu.
CSE 140 Lecture 13 Combinational Standard Modules Professor CK Cheng CSE Dept. UC San Diego 1.
A multiplexer (MUX) selects one data line from two or more input lines and routes data from the selected line to the output. The particular data line that.
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Fundamentals Tenth Edition Floyd.
Dept. of Electrical and Computer Eng., NCTU 1 Lab 1. Full Adder Presenter: Chun-Hsien Ko Contributors: Chung-Ting Jiang and Lin-Kai Chiu.
Dept. of Electrical and Computer Eng., NCTU 1 Lab 5. 3-to-8 Decoder Presenter: Chun-Hsien Ko Contributors: Chung-Ting Jiang and Lin-Kai Chiu.
Chapter4: Combinational Logic Part 4 Originally By Reham S. Al-Majed Imam Muhammad Bin Saud University.
CSE 140 Lecture 12 Combinational Standard Modules CK Cheng CSE Dept. UC San Diego 1.
MSI Circuits.
CHAPTER 2 Digital Combinational Logic/Arithmetic Circuits.
ECEN 248 Lab 3: Study and Implementation of Adders Dept. of Electrical and Computer Engineering.
Dept. of Electrical and Computer Eng., NCTU 1 Lab 10. Up/Down Counter Presenter: Chun-Hsien Ko Contributors: Chung-Ting Jiang and Lin-Kai Chiu.
Dept. of Electrical and Computer Eng., NCTU
Dept. of Electrical and Computer Eng., NCTU
Multiplexer.
EKT 124 MUX AND DEMUX.
Multiplexer.
Combinational Circuits
Instructor:Po-Yu Kuo 教師:郭柏佑
Combinational Logic Circuits
OTHER COMBINATIONAL LOGIC CIRCUITS
The Multiplexer Multi what?
LAB #1 Introduction Combinational Logic Design
Lecture 9 Logistics Last lecture Today HW3 due Wednesday
Dept. of Electrical and Computer Eng., NCTU
What is a Multiplexer (MUX)?
Hasib Hasan Ankit Baingane Edward Hanson
Intro to Digital Control Test # 2 - Agenda
Instructor:Po-Yu Kuo 教師:郭柏佑
Lecture 10 Logistics Last lecture Today
Digital Logic Experiment
Logic Design LAB 7 授課老師:伍紹勳 課程助教:邱麟凱、江長庭.
ECE2030 HW-6.
Dept. of Electrical and Computer Eng., NCTU
Dept. of Electrical and Computer Eng., NCTU
Example of a Combinatorial Circuit: A Multiplexer (MUX)
Presentation transcript:

Dept. of Electrical and Computer Eng., NCTU 1 Lab 7. 8-to-1 Multiplexer Presenter: Chun-Hsien Ko Contributors: Chung-Ting Jiang and Lin-Kai Chiu

Logic DesignLab 7. 8-to-1 MultiplexerChun-Hsien Ko Dept. of Electrical and Computer Eng., NCTU 2 What is multiplexer ( 多工器 ) ? Introduction 4-to-1 Multiplexer 8-to-1 Multiplexer LS to-1 Multiplexer LAB: Use 8-to-1 multiplexer to implement circuit IC : x 1 、 7404 x 1 、 7408 x 2 LED x 1 、 Switch x 1 、 Resister Network x 1

Logic DesignLab 7. 8-to-1 MultiplexerChun-Hsien Ko What is Multiplexer ( 多工器 ) ? It is expensive, if there has a specifically line between telephones for communication How to share the line? Multiplexer (Mux) and De-multiplexer (Demux) Sharing the resource (line) by time Dept. of Electrical and Computer Eng., NCTU 3

Logic DesignLab 7. 8-to-1 MultiplexerChun-Hsien Ko Dept. of Electrical and Computer Eng., NCTU 4

Logic DesignLab 7. 8-to-1 MultiplexerChun-Hsien Ko 8-to-1 Multiplexer Multiplexer also has different type, like: 8-to-4 Mux, 4-to-1 Mux, etc… Dept. of Electrical and Computer Eng., NCTU 5

Logic DesignLab 7. 8-to-1 MultiplexerChun-Hsien Ko LS to-1 Multiplexer Strobe for enable the IC (connect to GND) W is inverted Y Dept. of Electrical and Computer Eng., NCTU 6

Logic DesignLab 7. 8-to-1 MultiplexerChun-Hsien Ko Dept. of Electrical and Computer Eng., NCTU 7 How to convert Y to F ?

Logic DesignLab 7. 8-to-1 MultiplexerChun-Hsien Ko Inspect equations and we can find that F has sum of 9 products Y has sum of 8 products Draw K-map to reduce F! If we reduce F to less or equal than 8 SOP, then we can use Y to represent F Dept. of Electrical and Computer Eng., NCTU 8

Logic DesignLab 7. 8-to-1 MultiplexerChun-Hsien Ko Reduce by K-map We start from 9 items Finally, we have 3 items A’CEF’G’ BC’D’EF ABCDEFG Dept. of Electrical and Computer Eng., NCTU 9

Logic DesignLab 7. 8-to-1 MultiplexerChun-Hsien Ko Finally, we have only 3 items A’CEF’G’ BC’D’EF ABCDEFG How can we implement with 8-to-1 multiplexer Use C, E, F as the selector of multiplexer If (C, E, F) = (1, 1, 0), output = A’G’ If (C, E, F) = (0, 1, 1), output = BD’ If (C, E, F) = (1, 1, 1), output = ABDG Otherwise, output = 0 Dept. of Electrical and Computer Eng., NCTU 10

Logic DesignLab 7. 8-to-1 MultiplexerChun-Hsien Ko LAB 7: Use 8-to-1 multiplexer to implement circuit IC : x 1 、 7404 x 1 、 7408 x 2 LED x 1 、 Switch x 1 、 Resister Network x 1 A’CEF’G’ + BC’D’EF + ABCDEFG = C’E’F’ 0 + C’E’F 0 + C’EF’ 0 + C’EF BD’ + CE’F’ 0 + CE’F 0 + CEF’ A’G’ + CEF ABDG Please use other reduce method to do this lab Dept. of Electrical and Computer Eng., NCTU 11 LS 74151