NIKHEF 2014 David Calvo IFIC (CSIC – Universidad de Valencia) Time to Digital Converters for KM3NeT Data Readout System.

Slides:

Advertisements

Similar presentations

GSI Event-driven TDC with 4 Channels GET4

Advertisements

20/Oct./2000 CF IEEE NSS 2000 at Lyon,France 1 An MWPC Readout Chip for High Rate Environment Introduction ASIC Structure & Fabrication ASIC Evaluation.

256 channel data acquisition system for VISTA focal plane to readout sixteen 2k x 2k VIRGO detectors Largest ever such system.

The MAD chip: 4 channel preamplifier + discriminator.

ZEBRA Tom Cobb presented by Nick Rees. What is a zebra? Zebras (/ˈzɛbrə/ ZEB-rə or /ˈziːbrə/ ZEE-brə)[1] are several species of African equids (horse.

8xADC AMC board Tomasz Klonowski Warsaw University of Technology PERG – ISE

Signal Digitization Issues for the NLC Muon Detector Mani Tripathi UC, Davis 8/5/03 Starting Point: 1.Time of arrival measurement with O(1 ns) resolution.

Status of the Optical Multiplexer Board 9U Prototype This poster presents the architecture and the status of the Optical Multiplexer Board (OMB) 9U for.

6 June 2002UK/HCAL common issues1 Paul Dauncey Imperial College Outline: UK commitments Trigger issues DAQ issues Readout electronics issues Many more.

Analog-to-Digital Converters Lecture L11.2 Section 11.3.

David Nelson STAVE Test Electronics July 1, ATLAS STAVE Test Electronics Preliminary V3 Presented by David Nelson.

R. Ball September 27 th  Criteria Re-use existing readout systems where possible High density Build inexpensive adapters to existing systems Save.

Low Cost TDC Using FPGA Logic Cell Delay Jinyuan Wu, Z. Shi For CKM Collaboration Jan

Bill W. Haynes Slide 1 February 26, 2002 CKM Precision Timing CKM Workshop In San Luis Potosi, Mexico u Common Design for Multiple Timing Applications.

U niversity of S cience and T echnology of C hina Design for Distributed Scheme of WCDA Readout Electronics CAO Zhe University of Science and Technology.

Marseille 30 January 2013 David Calvo IFIC (CSIC – Universidad de Valencia) CLB: Current status and development on CLBv2 in Valencia.

Trigger Supervisor (TS) J. William Gu Data Acquisition Group 1.TS position in the system 2.First prototype TS 3.TS functions 4.TS test status.

The GANDALF Multi-Channel Time-to-Digital Converter (TDC)  GANDALF module  TDC concepts  TDC implementation in the FPGA  measurements.

NEDA collaboration meeting at IFIC Valencia, 3rd-5th November 2010 M. Tripon EXOGAM2 project Digital instrumentation of the EXOGAM detector EXOGAM2 - Overview.

S.Veneziano – INFN Roma July 2003 TDAQ week CMA LVL1 Barrel status ATLAS TDAQ week July 2003.

Amsterdam 29 March 2011 Fernando Urbano IFIC (CSIC – Universidad de Valencia) KM3NeT Optical Calibration Laser Beacon and Nanobeacon Status.

K.C.RAVINDRAN,GRAPES-3 EXPERIMENT,OOTY 1 Development of fast electronics for the GRAPES-3 experiment at Ooty K.C. RAVINDRAN On Behalf of GRAPES-3 Collaboration.

Status of the Beam Phase and Intensity Monitor for LHCb Richard Jacobsson Zbigniew Guzik Federico Alessio TFC Team: Motivation Aims Overview of the board.

Number System. Number Systems Important Number systems – Decimal – Binary – Hexadecimal.

Some features of V1495 Shiuan-Hal,Shiu Everything in this document is not final decision!

August 06, 2014CLBv2, Vidyo Peter Jansweijer Nikhef Amsterdam Electronics- Technology KM3NeT CLBv2 1.

Jochen Frühauf CBM-Collaboration Meeting

Why we need adjustable delay? The v1495 mezzanine card (A395A) have a signal transmission time about 6ns. But we need all the signals go into the look.

Testing of Latch-TDC Da-Shung Su Jia-Ye Chen, Hsi-Hung Yao, Su-Yin Wang, Ting-Hua Chang, Wen-Chen Chang 2011/07/13.

December 04, 2013KM3NeT, CLBv2 Vidyo Peter Jansweijer Nikhef Amsterdam Electronics- Technology KM3NeT CLBv2 1.

FPGA firmware of DC5 FEE. Outline List of issue Data loss issue Command error issue (DCM to FEM) Command lost issue (PC with USB connection to GANDALF)

December 14, 2006Anuj K. Purwar1 Design proposal for Read Out Card (ROC) Anuj K. Purwar December 14, 2006 Nevis Meeting.

TELL1 high rate Birmingham Karim Massri University of Birmingham CEDAR WG Meeting – CERN – 26/03/2012.

TDC in ACTEL FPGA Tom Sluijk Hans Verkooijen Albert Zwart Fabian Jansen.

MEG trigger system This short presentation describes the present status of the trigger algorithms of the MEG experiment implemented on the Xilinx FPGA.

PSI - 11 Feb Status of the electronic systems of the MEG Experiment.

ALIBAVA system upgrade Ricardo Marco-Hernández IFIC(CSIC-Universidad de Valencia) 1 ALIBAVA system upgrade 16th RD50 Workshop, 31 May-2 June 2010, Barcelona.

July, IFIC (CSIC – Universidad de Valencia) CLB: MULTIBOOT 1.

Prepared by: Careene McCallum-Rodney Multiplexor.

CBM-TOF-FEE Jochen Frühauf, GSI Picosecond-TDC-Meeting.

S.Anvar, V.Gautard, H.Le Provost, F.Louis, K.Menager, Y.Moudden, B.Vallage, E.Zonca, on behalf of the KM3NeT consortium 1 IRFU/SEDI-CEA Saclay F

LM32 DEVELOPMENTS ONGOING WORK ON TDCs AND OTHER ISSUES (LM32) Diego Real David Calvo CLB group online meeting, 27 March

Genova May 2013 Diego Real – David Calvo IFIC (CSIC – Universidad de Valencia) CLBv2 1.

3 Dec, 2013 IFIC (CSIC – Universidad de Valencia) CLB: Current status and development.

Firmware and Software for the PPM DU S. Anvar, H. Le Provost, Y.Moudden, F. Louis, E.Zonca – CEA Saclay IRFU – Amsterdam/NIKHEF, 2011 March 30.

CTA Trigger and Integration Meeting, HU Berlin, /25/2016K.-H. Sulanke, DESY1 A Digital Trigger for CTA Cameras K.-H. Sulanke DESY.

Marseille 29 January 2013 Diego Real IFIC (CSIC – Universidad de Valencia) Instrumentation for Optical Calibration: Laser Beacon and Nanobeacon.

Analog Trigger for CTA MST CTA MST Trigger & Integration Meeting Berlin, 7 November 2011 Luis A. Tejedor on behalf of GAE-UCM, IFAE & CIEMAT groups 1.

May 8, 2013KM3NeT, CLBv2 Meeting Peter Jansweijer Mesfin Gebyehu Nikhef Amsterdam Electronics- Technology KM3NeT CLBv2 1.

October 29, 2014CLBv2, Vidyo Peter Jansweijer Nikhef Amsterdam Electronics- Technology KM3NeT CLBv2 1.

MADEIRA Valencia report V. Stankova, C. Lacasta, V. Linhart Ljubljana meeting February 2009.

Off & On Shore Electronics overview KM3Net APC Paris 05 / 09 / 2012 Frédéric LOUIS.

DAQ read out system Status Report

DCH FEE STATUS Level 1 Triggered Data Flow FEE Implementation &

Front-end Electronic for a neutrino telescope : a new ASIC SCOTT

A readout system for microstrip silicon sensors (ALIBAVA)

Test Boards Design for LTDB

vXS fPGA-based Time to Digital Converter (vfTDC)

CLB: Current status and development

ECAL Front-end development

MULTIBOOT AND SPI FLASH MEMORY

FIT Front End Electronics & Readout

FPGA implementation of a multi-channels, 1 ns time resolution, multi-hit TDC Lorenzo Iafolla Lorenzo Iafolla SuperB Workshop.

Hellenic Open University

Hellenic Open University

VELO readout On detector electronics Off detector electronics to DAQ

Master I/O Connectors PL12 PL14 PL21 PL20 PL17.

Analog-to-Digital Converters

RPC Front End Electronics

Nanobeacon: A low cost calibration instrument for KM3NeT

Presentation transcript:

NIKHEF 2014 David Calvo IFIC (CSIC – Universidad de Valencia) Time to Digital Converters for KM3NeT Data Readout System

LVDS Input Signal Output (48 bits) KC705 MULTIPLEXER Ch.1 Ch.2 Ch.31 SIGNAL DISTRIBUTION Enable Interface Ch.1 Ch.31 PC KM3NeT: 31 TDC CHANNELS 2

TDC: TEST ML605 LVDS Input Signal Output (48 bits) KC705 Well-known pattern MULTIPLEXER Ch.1 Ch.2 Ch.31 SIGNAL DISTRIBUTION Enable Interface Ch.1 Ch.31 PC 3

TDC: TEST 4

5 2 nd LM32 CLOCK DISTRIBUTION SYSTEM OUTCLK (250 MHZ)

TDC: PATTERNS TO TEST Jitter = 0.3 ns CHANNEL 1 CHANNEL 2 6

TDC: PATTERN TO TEST Patterns replicated 5000 times and pulses x channel CHANNEL 1 CHANNEL 2 7

TDC: RESULTS Pulse width CHANNEL 1CHANNEL 2 8

TDC: RESULTS 16 CHANNELS 9

SPI FLASH: REPLACING 10 The current 1 Gb spi model (n25q00AA) is not supported by xilinx. We have to check compatibility with Kintex-7 In our first test we mounted one S25FL256 replacing the N25Q1024 with the S25FL256 SPI flashing has worked fine

THANKS FOR YOUR ATTENTION! 11