In some Boolean functions there are some input terms that will never occur, for example in BCD code there are sex invalid combinations 1010,1011,1100,

Slides:



Advertisements
Similar presentations
EET 1131 Unit 5 Boolean Algebra and Reduction Techniques
Advertisements

ECE 238L Computer Logic Design Spring 2010
Boolean Algebra and Reduction Techniques
Boolean rules for simplification Dr. Ahmed Telba.
CHAPTER 4 Boolean Algebra and Logic Simplification
Relationship Between Basic Operation of Boolean and Basic Logic Gate The basic construction of a logical circuit is gates Gate is an electronic circuit.
How to build a digital gate. CMOS NAND Gate Several realization of NOT 1. This is how a NOT operation is often represented schematically. 2. Sometimes.
Digital Fundamentals Floyd Chapter 4 Tenth Edition
4/11/03 Minute Paper How does MS window work? Like how do we have the screen on the computer. Is it just a bunch of Binary #’s representing colors? When.
EET 1131 Unit 5 Boolean Algebra and Reduction Techniques
Digital Fundamentals with PLD Programming Floyd Chapter 4
Chapter 5 Boolean Algebra and Reduction Techniques William Kleitz Digital Electronics with VHDL, Quartus® II Version Copyright ©2006 by Pearson Education,
ENGG 1203 Tutorial Combinational Logic (I) 1 Feb Learning Objectives
Boolean Algebra and Logic Simplification. Boolean Addition & Multiplication Boolean Addition performed by OR gate Sum Term describes Boolean Addition.
Boolean Algebra and Logic Simplification
Digital Logic and Design Vishal Jethva Lecture No. 10 svbitec.wordpress.com.
Logic Function Optimization. Combinational Logic Circuit Regular SOP and POS designs Do not care expressions Digital logic circuit applications Karnaugh.
Lecture 2 – Boolean Algebra Lecturer: Amy Ching Date: 21 st Oct 2002.
1 Simplification of Boolean Functions:  An implementation of a Boolean Function requires the use of logic gates.  A smaller number of gates, with each.
CHAPTER 1 INTRODUCTION TO DIGITAL LOGIC. K-Map (1)  Karnaugh Mapping is used to minimize the number of logic gates that are required in a digital circuit.
1 Digital Logic Design Week 5 Simplifying logic expressions.
Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. Circuit Optimization Logic and Computer Design Fundamentals.
1 SOP and POS Expressions from K-maps The examples so far have all generated minimal SOP expressions. POS expressions can be formed as follows: 1.Group.
Computer Engineering (Logic Circuits) (Karnaugh Map)
CHAPTER 3: PRINCIPLES OF COMBINATIONAL LOGIC
Figure 4–1 Application of commutative law of addition. Thomas L. Floyd Digital Fundamentals, 9e Copyright ©2006 by Pearson Education, Inc. Upper Saddle.
CH41 Chapter 4 Boolean Algebra and Logic Simplification By Taweesak Reungpeerakul.
Boolean Algebra and Reduction Techniques
© BYU 03 BA1 Page 1 ECEn 224 Boolean Algebra – Part 1.
Conversion from one number base to another Binary arithmetic Equation simplification DeMorgan’s Laws Conversion to/from SOP/POS Reading equations from.
Floyd, Digital Fundamentals, 10 th ed Digital Fundamentals Tenth Edition Floyd Chapter 4 © 2008 Pearson Education.
Chapter 2 Boolean Algebra and Minimization Techniques.
Karnaugh Maps (K maps). What are Karnaugh 1 maps?  Karnaugh maps provide an alternative way of simplifying logic circuits.  Instead of using Boolean.
Sum-of-Products (SOP)
DKT 122/3 - DIGITAL SYSTEM I Chapter 4A:Boolean Algebra and Logic Simplification) Mohd ridzuan mohd nor
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Logic Design Dr. Oliver Faust.
BOOLEAN ALGEBRA AND LOGIC SIMPLIFICATION
CHAPTER 1 INTRODUCTION TO DIGITAL LOGIC
THE K-MAP.
KARNAUGH MAP A Karnaugh map (K Map) is a pictorial method used to minimize boolean expressions without having to use boolean algebra theorems and equation.
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Binary Numbers For digital systems, the.
1 Example: Groupings on 3-Variable K-Maps BC F(A,B,C) = A ’ B ’ A BC F(A,B,C) = B ’ A
 Seattle Pacific University EE Logic System DesignKMaps-1 Two-Level Simplification All Boolean expressions can be represented in two- level forms.
Logic Simplification-Using K-Maps
Digital Logic (Karnaugh Map). Karnaugh Maps Karnaugh maps (K-maps) are graphical representations of boolean functions. One map cell corresponds to a row.
1 3- De-Morgan’s Theorems 1.The complement of a product of variables is equal to the sum of the complements of the variables. 2. The complement of a sum.
Karnaugh Maps (K maps).
Chapter 4 OPTIMIZED IMPLEMENTATION OF LOGIC FUNCTIONS.
CEC 220 Digital Circuit Design More Karnaugh Maps Monday, February 02 CEC 220 Digital Circuit Design Slide 1 of 11.
Introduction to Digital Electronics Lecture 5: Function Minimisation.
Figure 5–5 Exclusive-OR logic diagram and symbols. Open file F05-05 to verify the operation. Thomas L. Floyd Digital Fundamentals, 9e Copyright ©2006 by.
School of Computer and Communication Engineering, UniMAP DKT 122/3 - DIGITAL SYSTEM I Chapter 4A:Boolean Algebra and Logic Simplification) Mohd ridzuan.
DE MORGAN’S THEOREM. De Morgan’s Theorem De Morgan’s Theorem.
DeMorgan’s Theorem DeMorgan’s 2 nd Theorem The complement of a sum of variables is equal to the product of the complemented variables. A + B = A. B Applying.
1 EENG 2710 Chapter 3 Simplification of Switching Functions.
CHAPTER 1 INTRODUCTION TO DIGITAL LOGIC:K-Map. K-Map (1)  Karnaugh Map provides a systematic method for simplifying Boolean expressions and may produce.
Digital Logic & Design Dr. Waseem Ikram Lecture 09.
EET 1131 Unit 5 Boolean Algebra and Reduction Techniques
De Morgan’s Theorem,.
Minimization of Circuits
DeMorgan’s Theorem DeMorgan’s 2nd Theorem
CHAPTER 1 : INTRODUCTION
Digital Logic and Design
BASIC & COMBINATIONAL LOGIC CIRCUIT
Chapter 3 Gate-level Minimization.
BOOLEAN ALGEBRA AND LOGIC SIMPLIFICATION Part (a)
Digital Fundamentals Floyd Chapter 4 Tenth Edition
3-Variable K-map AB/C AB/C A’B’ A’B AB AB’
Analysis of Logic Circuits Example 1
Laws & Rules of Boolean Algebra
Presentation transcript:

In some Boolean functions there are some input terms that will never occur, for example in BCD code there are sex invalid combinations 1010,1011,1100, 1110, Since these combinations will never occur, they can be treated ads don ’ t-care condition and can be used to simplify the Boolean function. For example the following table describes a logic function that has an output 1 only when its input is 7,8,9. The Don’t-care condition

Inputs Output ABCDF X 1011X 1100X 1101X 1110X 1111X XXXX 11XX The don’t-care conditions ( denoted by X in the table are combined with the 1’s to simplify the given function AB CD

The resulting POS expression is

The following figure: The resulting POS expression is

Boolean functions with five variables can be simplified using 32- cell Karnaugh map. Two 4-variable maps are used to construct a 5-varibal map. All we need is the cell adjacencies between the two 4-variable map and how to group those adjacent 1’s. Each map contains 16 cells for all combinations of variables ( e.g. B, C, D, E). One map for the remaining variable (e.g. A=0) and the other one for A=1. Five-Variable Karnaugh maps

Example: Minimize the following SOP 5-variable expression: Solution : combining the terms yields to: Five-Variable Karnaugh maps A= A=1

1. The associative law for addition is normally written as a. A + B = B + A b. (A + B) + C = A + (B + C) c. AB = BA d. A + AB = A Ans. b © 2008 Pearson Education

2. The Boolean equation AB + AC = A(B+ C) illustrates a. the distribution law b. the commutative law c. the associative law d. DeMorgan’s theorem Ans. c © 2008 Pearson Education

3. The Boolean expression A. 1 is equal to a. A b. B c. 0 d. 1 Ans. a © 2008 Pearson Education

4. The Boolean expression A + 1 is equal to a. A b. B c. 0 d. 1 Ans. d © 2008 Pearson Education

5. The Boolean equation AB + AC = A(B+ C) illustrates a. the distribution law b. the commutative law c. the associative law d. DeMorgan’s theorem Ans. a © 2008 Pearson Education

6. A Boolean expression that is in standard SOP form is a. the minimum logic expression b. contains only one product term c. has every variable in the domain in every term d. none of the above Ans. c © 2008 Pearson Education

7. Adjacent cells on a Karnaugh map differ from each other by a. one variable b. two variables c. three variables d. answer depends on the size of the map Ans. a

© 2008 Pearson Education 8. The minimum expression that can be read from the Karnaugh map shown is a. X = A b. X = A c. X = B d. X = B Ans. a

© 2008 Pearson Education 9. The minimum expression that can be read from the Karnaugh map shown is a. X = A b. X = A c. X = B d. X = B Ans. d