PeterJ Slide 1 Oct 14, 2008 Transfer exact timing using a coded data communication channel.

Slides:



Advertisements
Similar presentations
Vladimír Smotlacha, CESNET Accurate Time Transfer over Optical Network 6 th CEF Networks Workshop Prague 13 September 2010.
Advertisements

PeterJ Slide 1 Sep 4, B/10B Coding 64B/66B Coding 1.Transmission Systems 2.8B/10B Coding 3.64B/66B Coding 4.CIP Demonstrator Test Setup.
Electronic department A photonic network for data acquisition systems for deep-sea neutrino telescopes Presentation on behalf of the KM3NeT consortium.
Lecture 4 Optical fibers Last Lecture Fiber modes Fiber Losses Dispersion in single-mode fibers Dispersion induced limitations Dispersion management.
USART and Asynchrono us Communica tion The USART is used for synchronous and asynchronous serial communication. USART = Universal Synchronous/Asynchronous.
1 Timing and RF Distribution NLC -> ILC Josef Frisch.
U niversity of S cience and T echnology of C hina Design for Distributed Scheme of WCDA Readout Electronics CAO Zhe University of Science and Technology.
Patrick Coleman-Smith CCLRC Daresbury 1 AGATA Digitiser Summary February 2005 Patrick J. Coleman-Smith For the Digitiser Technical Group  I.Lazarus Daresbury.
Martino Ruppi – KM3NeT 16 – 18 April Pylos Clock distribution and absolute time calibration in NEMO phase 1 Martino Ruppi INFN di Bari.
PeterJ Slide 1 Sep 4, B/10B Coding 64B/66B Coding 1.Transmission Systems 2.8B/10B Coding 3.64B/66B Coding 4.CIP Demonstrator Test Setup.
WP4 – Optical Processing Sub-System Development Start M06, finish M30 UCC lead Plans for next 6 months: –Begin firmware/control work –Focus on initial.
P. Jansweijer Nikhef Amsterdam Electronics- Technology October 15, 20091VLVnT-09 Athens Measuring propagation delay over a coded serial communication channel.
H.Z. Peek Nikhef Amsterdam Electronics- Technology VLVnT11 Erlangen12-14, October White Rabbit Sub-Nanosecond timing over Ethernet H.Z. Peek......
A Unified Understanding of the Many Forms of Optical Code Division Multiplexing Eli Yablonovitch Rick Wesel Bahram Jalali Ming Wu Ingrid Verbauwhede Can.
10/5/20151 Optoelectronics I A. Kosari  Optoelectronics I (Autumn 2014)
SODA: Synchronization Of Data Acquisition I.Konorov  Requirements  Architecture  System components  Performance  Conclusions and outlook PANDA FE-DAQ.
Stefano russo Universita’ di Napoli Federico II & INFN Km3Net meeting Pylos 16–19/4/2007 The NEMO DAQ electronics: Actual characteristics and new features.
J.Tiberghien - VUB09-07-K.Steenhaut & J.Tiberghien - VUB 1 Telecommunications Concepts Chapter 1.4 Communications Theory.
NSGF 2000 PICO EVENT TIMER HERSTMONCEUX SLR STATION.
A Front End and Readout System for PET Overview: –Requirements –Block Diagram –Details William W. Moses Lawrence Berkeley National Laboratory Department.
Optical telecommunication networks.  Introduction  Multiplexing  Optical Multiplexing  Components of Optical Mux  Application  Advantages  Shortcomings/Future.
Atmel Atmega128 Overview ALU Particulars RISC Architecture 133, Mostly single cycle instructions 2 Address instructions (opcode, Rs, Rd, offset) 32x8 Register.
Characterization of the electro-optical transceivers in the KM3NeT optical network S.Pulvirenti, F. Ameli, A. D’Amico, G. Kieft, J-W Schmelling for KM3NeT.
TTCrx Issues M.Matveev Rice University December 17, 2009.
M. Circella and the NEMO Coll., Timing Calibration in NEMO VLV T workshop, Amsterdam, October 2003 Timing calibration in NEMO M. Circella Istituto Nazionale.
September 11-12, 2013KM3NeT, CLBv2 Workshop Valencia Peter Jansweijer Nikhef Amsterdam Electronics- Technology Shore station brainstorm 1.
PROGRESS ON ENERGY SUM ELECTRONIC BOARD. VXS Backplane Energy Sum 18 fADC VME64 High Speed Serial VME64 16 CH Detector Signals Crate Sum to Trigger Energy.
FPGA firmware of DC5 FEE. Outline List of issue Data loss issue Command error issue (DCM to FEM) Command lost issue (PC with USB connection to GANDALF)
High Speed Digital System Lab Final Presentation 1 semester project  Instructor: Mony Orbach  Students: Pavel Shpilberg Ohad Fundoianu.
Postacademic Interuniversity Course in Information Technology – Module C1p1 Chapter 4 Communications, Theory and Media.
Fig. 10-1: Transmission windows
Time and amplitude calibration of the Baikal-GVD neutrino telescope Vladimir Aynutdinov, Bair Shaybonov for Baikal collaboration S Vladimir Aynutdinov,
Krzysztof Czuba1 REFERENCE FREQUENCY DISTRIBUTION SYSTEM FOR THE TESLA TECHNOLOGY BASED PROJECTS Krzysztof Czuba Matthias Felber.
Precise measurement of physical link delay 802.1as, IEEE 802 plenary Lu Huang
NA 62 TTC partition timing T.Blažek, V.Černý, R.Lietava, M.Kovaľ, M.Krivda Bratislava, Birmingham We are developing procedures for timing parameter adjustment.
YONSEI UNIVERSITY YONSEI UNIVERSITY Simulation project - Arrayed Waveguide Gratings 김창훈.
Calibration of Under Water Neutrino Telescope ANTARES Garabed HALLADJIAN October 15 th, 2008 GDR Neutrino, CPPM, Marseille.
S.Anvar, V.Gautard, H.Le Provost, F.Louis, K.Menager, Y.Moudden, B.Vallage, E.Zonca, on behalf of the KM3NeT consortium 1 IRFU/SEDI-CEA Saclay F
H.Z. Peek Nikhef Amsterdam Electronics- Technology KM3NeT General Assembly Meeting Catania, 20-23, February White Rabbit Sub-Nanosecond timing over.
GBT protocol implementation on Xilinx FPGAs Csaba SOOS PH-ESE-BE-OT.
Optical Communications for Future Trackers ANL/FNAL/UC/VWS Meeting Nov., 2011 Alan Prosser CD/ESE Fermilab 1.
System On Chip Offshore Node S. Anvar, H. Le Provost, Y.Moudden, F. Louis, B.Vallage, E.Zonca – CEA Saclay IRFU – Amsterdam/NIKHEF, 2010 July 5.
Status and Plans for Xilinx Development
NA62 GigaTracKer Working Group meeting December 13, 2011 Matthew Noy & Michel Morel Status of test for GTK carrier and components.
M. Circella – ANTARES connectionINFN Comm. II, 5/6/2008 The ANTARES Connection Marco Circella --- INFN Bari 1.
M. Circella, INFN Bari Time-calibration in NEMO VLVnT08 Time calibration in NEMO M. Circella, INFN Bari Time calibration The NEMO Phase 1&2 towers Time.
1 S. Russo, F. Ameli KM3Net WP3-WP5 Joint Meeting :: Paris :: February 2009 Copper backbone data transmission system: first results.
Firmware and Software for the PPM DU S. Anvar, H. Le Provost, Y.Moudden, F. Louis, E.Zonca – CEA Saclay IRFU – Amsterdam/NIKHEF, 2011 March 30.
DeLiDAQ-2D ─ a new data acquisition system for position-sensitive neutron detectors with delay-line readout F.V. Levchanovskiy, S.M. Murashkevich Frank.
DHH progress report Igor Konorov TUM, Physics Department, E18 DEPFET workshop, Bonn February 7-9, 2011 Outline:  Implementation synchronous clock distribution.
P. Jansweijer Nikhef Amsterdam Electronics- Technology Amsterdam July 5-6, 2010KM3NeT: General WPF/L meeting 1 Measuring time offset over a bidirectional.
Off & On Shore Electronics overview KM3Net APC Paris 05 / 09 / 2012 Frédéric LOUIS.
A DWDM link for Real-Time data acquisition systems
F. Odorici - INFN Bologna
DAQ read out system Status Report
The Data Handling Hybrid
“FPGA shore station demonstrator for KM3NeT”
White Rabbit in KM3NeT Mieke Bouwhuis NIKHEF 9th White Rabbit Workshop
Data transport architecture over fiber and/or copper
A Sub-sea Node Network for KM3NeT
Point-to-point connection between each DOM and the shore station
1. Thermo-optic switch based on total internal reflection
Commodity Flash ADC-FPGA Based Electronics for an
Summary of Lecture 18 导波条件 图解法求波导模式 边界条件 波导中模式耦合的微扰理论
BOC1 Run Thru: Agenda 14h30 Start CB Local Meeting 16h00 Break for Tea
Measuring propagation delay over a coded serial communication channel using FPGAs P.P.M. Jansweijer, H.Z. Peek October 15, 2009 VLVnT-09 Athens.
Data Communication Real-Time Semi Real-Time Store and forward
New DCM, FEMDCM DCM jobs DCM upgrade path
Two-Plate Waveguide Wave impedance TM mode
Fixed Latency Serial Links with FPGA-embedded SerDes for SuperB
Presentation transcript:

PeterJ Slide 1 Oct 14, 2008 Transfer exact timing using a coded data communication channel

PeterJ Slide 2 Oct 14,  1 Data Receiver CIP Confidential Shore StationUndersea Station OM PMTs Loop timing JB DU 1     OM PMTs KM3NeT Timing Principle Mod  One Reference Clock (GPS) Local Clocks are phase locked; thus isochronous. But their values have an offset Broadcast Individual Optical Channel Loop timing

PeterJ Slide 3 Oct 14,  1 Data Receiver CIP Confidential Shore StationUndersea Station OM PMTs Loop timing JB DU Continuous Wave DWDM lasers (26 wavelengths) Timing (& comms) 1 of 100 fibers Power splitter to feed 100 Detection Units 1 of 100 fibers Reflective Modulator 1     Data Timing Tap Optical Receiver OM PMTs 500m 1500m KM3NeT Timing Principle DWDM DeMuxes DWDM Mux Mod  Directional Coupler Arrayed Waveguide Grating Modulate Timing on all ’s

PeterJ Slide 4 Oct 14, 2008 Start Stop Rx 8B/10B Encoded Tx 8B/10B Encoded Constant Impedance Trombone Line 0  2x10 cm = 0  700 ps Timing over 8B10B Test Setup

PeterJ Slide 5 Oct 14, 2008 K28.5D16.2K23.7 IDLECharExt Tx 8B/10B Encoded K28.5D16.2K28.5D16.2 IDLE K28.5D16.2K28.5D16.2 IDLE K28.5D16.2K23.7 IDLECharExt K28.5D16.2K28.5D16.2 IDLE K28.5D16.2 IDLE K28.5D16.2 IDLE Start Stop Rx 8B/10B Encoded Variable propagation delay K23.7 Timing over 8B10B

PeterJ Slide 6 Oct 14, ps +0 ps Reset (= resynchronize) Variable Propagation Delay… What is happening???

PeterJ Slide 7 Oct 14, Closer Inspection… RxRecClk ps Reset (= resynchronize & Byte Re-Align) BitSlide(4:0) At Gbps: Absolute timing is determined by “Start/Stop” delay (in 20 bit steps of 6.4 ns) plus BitSlide fine delay (20 steps of 320 ps) ps

PeterJ Slide 8 Oct 14, Demo: “On the edge”… RxRecClk Reset (= resynchronize & Byte Re-Align) BitSlide(4:0) 6.4 ns ps = = 0

PeterJ Slide 9 Oct 14, 2008 Conclusion Timing information is distributed inherent over a serial data channel and can be used Timing resolution is equal to a Unit Interval (= bit time; at Gbps = 320 ps) Receivers in Optical Modules are all phase locked (thus isochronous) to one master clock (GPS) on shore

PeterJ Slide 10 Oct 14, 2008 For the skeptic… Does this work from board to board? Transmitter Lattice LFSCM25 Receiver Xilinx Virtex Gbps via Constant Impedance Trombone Line Transmitter Crystal Oscillator Receiver locked to Transmitter Oscillator Yes it does! Fine time (320 ps Steps) Coarse time (6.4 ns Steps)

PeterJ Slide 11 Oct 14, 2008