PCIe40 — a Tell40 implementation on PCIexpress Beat Jost DAQ Mini Workshop 27 May 2013.

Slides:



Advertisements
Similar presentations
Digital RF Stabilization System Based on MicroTCA Technology - Libera LLRF Robert Černe May 2010, RT10, Lisboa
Advertisements

FIU Chapter 7: Input/Output Jerome Crooks Panyawat Chiamprasert
LHCb Upgrade Overview ALICE, ATLAS, CMS & LHCb joint workshop on DAQ Château de Bossey 13 March 2013 Beat Jost / Cern.
CMS Week Sept 2002 HCAL Data Concentrator Status Report for RUWG and Calibration WG Eric Hazen, Jim Rohlf, Shouxiang Wu Boston University.
Target Control Electronics Upgrade 08/01/2009 J. Leaver P. Smith.
LHCb readout infrastructure NA62 TDAQ WG Meeting April 1 st, 2009 Niko Neufeld, PH/LBC.
PCIe based readout U. Marconi, INFN Bologna CERN, May 2013.
CERN CMS Project Host / SD Card Configuration Data Access Dave Ojika Alex Madorsky Dr. Darin Acosta Dr. Ivan Furic.
Niko Neufeld CERN PH/LBC. Detector front-end electronics Eventbuilder network Eventbuilder PCs (software LLT) Eventfilter Farm up to 4000 servers Eventfilter.
The LHCb Online System Design, Implementation, Performance, Plans Presentation at the 2 nd TIPP Conference Chicago, 9 June 2011 Beat Jost Cern.
Laboratoire de l’Accélérateur Linéaire (IN2P3-CNRS) Orsay, France Calorimeter upgrade meeting Olivier Duarte Upgrade calo FE review Comments : Digital.
Schedule and Issues for the Mini-1 and MMFE-8 Kenneth Johns University of Arizona.
Architecture and Dataflow Overview LHCb Data-Flow Review September 2001 Beat Jost Cern / EP.
TFC Partitioning Support and Status Beat Jost Cern EP.
LECC2003 AmsterdamMatthias Müller A RobIn Prototype for a PCI-Bus based Atlas Readout-System B. Gorini, M. Joos, J. Petersen (CERN, Geneva) A. Kugel, R.
CaRIBOu Hardware Design and Status
CERN Real Time conference, Montreal May 18 – 23, 2003 Richard Jacobsson 1 Driving the LHCb Front-End Readout TFC Team: Arek Chlopik, IPJ, Poland Zbigniew.
R&D for First Level Farm Hardware Processors Joachim Gläß Computer Engineering, University of Mannheim Contents –Overview of Processing Architecture –Requirements.
Network Architecture for the LHCb DAQ Upgrade Guoming Liu CERN, Switzerland Upgrade DAQ Miniworkshop May 27, 2013.
DAQ and Trigger upgrade U. Marconi, INFN Bologna Firenze, March
Management of the LHCb DAQ Network Guoming Liu * †, Niko Neufeld * * CERN, Switzerland † University of Ferrara, Italy.
FED RAL: Greg Iles5 March The 96 Channel FED Tester What needs to be tested ? Requirements for 96 channel tester ? Baseline design Functionality.
Online Software 8-July-98 Commissioning Working Group DØ Workshop S. Fuess Objective: Define for you, the customers of the Online system, the products.
Overview of DAQ at CERN experiments E.Radicioni, INFN MICE Daq and Controls Workshop.
Latest ideas in DAQ development for LHC B. Gorini - CERN 1.
LHCb DAQ system LHCb SFC review Nov. 26 th 2004 Niko Neufeld, CERN.
Guido Haefeli CHIPP Workshop on Detector R&D Geneva, June 2008 R&D at LPHE/EPFL: SiPM and DAQ electronics.
Clara Gaspar, July 2005 RTTC Control System Status and Plans.
Online View and Planning LHCb Trigger Panel Beat Jost Cern / EP.
A Super-TFC for a Super-LHCb (II) 1. S-TFC on xTCA – Mapping TFC on Marseille hardware 2. ECS+TFC relay in FE Interface 3. Protocol and commands for FE/BE.
Future experiment specific needs for LHCb OpenFabrics/Infiniband Workshop at CERN Monday June 26 Sai Suman Cherukuwada Sai Suman Cherukuwada and Niko Neufeld.
Trigger Tests Patrick Robbe, LAL Orsay, 8 Feb 2012.
DAQ interface + implications for the electronics Niko Neufeld LHCb Electronics Upgrade June 10 th, 2010.
IPbus A method to communicate with cards over Ethernet 1.
A. KlugeFeb 18, 2015 CRU form factor discussion & HLT FPGA processor part II A.Kluge, Feb 18,
Clara Gaspar on behalf of the ECS team: CERN, Marseille, etc. October 2015 Experiment Control System & Electronics Upgrade.
Niko Neufeld HL-LHC Trigger, Online and Offline Computing Working Group Topical Workshop Sep 5 th 2014.
Management of the LHCb DAQ Network Guoming Liu *†, Niko Neufeld * * CERN, Switzerland † University of Ferrara, Italy.
Alignment in real-time in current detector and upgrade 6th LHCb Computing Workshop 18 November 2015 Beat Jost / Cern.
Niko Neufeld LHCC Detector Upgrade Review, June 3 rd 2014.
PCIe based readout for the LHCb upgrade U. Marconi, INFN Bologna On behalf of the LHCb Online Group (Bologna-CERN-Padova) CHEP2013, Amsterdam, 15 th October.
DAQ Overview + selected Topics Beat Jost Cern EP.
Maurice Goodrick, Bart Hommels CALICE-UK Meeting, Cambridge CALICE DAQ Developments DAQ overview DIF functionality and implementation EUDET.
Introduction to DAQ Architecture Niko Neufeld CERN / IPHE Lausanne.
“TALK board status” R.Fantechi, G.Lamanna & D.Gigi (CERN)
ROM. ROM functionalities. ROM boards has to provide data format conversion. – Event fragments, from the FE electronics, enter the ROM as serial data stream;
Consideration of the LAr LDPS for the MM Trigger Processor Kenneth Johns University of Arizona Block diagrams and some slides are edited from those of.
PC-based L0TP Status Report “on behalf of the Ferrara L0TP Group” Ilaria Neri University of Ferrara and INFN - Italy Ferrara, September 02, 2014.
The Evaluation Tool for the LHCb Event Builder Network Upgrade Guoming Liu, Niko Neufeld CERN, Switzerland 18 th Real-Time Conference June 13, 2012.
CMX: Update on status and planning Yuri Ermoline, Wojciech Dan Edmunds, Philippe Laurens, Chip Michigan State University 7-Mar-2012.
Status Report of the PC-Based PXD-DAQ Option Takeo Higuchi (KEK) 1Sep.25,2010PXD-DAQ Workshop.
Eric Hazen1 Ethernet Readout With: E. Kearns, J. Raaf, S.X. Wu, others... Eric Hazen Boston University.
Modular C ontroller S eries Product Introduction.
Giovanna Lehmann Miotto CERN EP/DT-DI On behalf of the DAQ team
M. Bellato INFN Padova and U. Marconi INFN Bologna
LHCb and InfiniBand on FPGA
Workshop Concluding Remarks
CALICE DAQ Developments
TDAQ Phase-II kick-off CERN background information
Production Firmware - status Components TOTFED - status
Introduction LOI Hardware activities and GBT Simulations
Enrico Gamberini, Giovanna Lehmann Miotto, Roland Sipos
RT2003, Montreal Niko Neufeld, CERN-EP & Univ. de Lausanne
ALICE, ATLAS, CMS & LHCb joint workshop on DAQ
Evolution of S-LINK to PCI interfaces
VELO readout On detector electronics Off detector electronics to DAQ
Network Processors for a 1 MHz Trigger-DAQ System
Throttling: Infrastructure, Dead Time, Monitoring
Use Of GAUDI framework in Online Environment
TELL1 A common data acquisition board for LHCb
Presentation transcript:

PCIe40 — a Tell40 implementation on PCIexpress Beat Jost DAQ Mini Workshop 27 May 2013

Beat Jost, Cern PCIe40 Features ❏ The PCIe40 is functionally identical to the AMC40, BUT implemented in a PCIexpress form factor and without discrete output path  data go out on the PCIexpress path into the host PC ❏ Hardware almost identical (same FPGA, same input connectors) ❏ PROs: ➢ Infinite buffering, as the PC memory is the event-buffer  without additional ICs ➢ Freedom of choice for the network technology to-be-used downstream ➥ Eventually almost for free, i.e. on-board/chip ➢ PCIe-3 sufficient (100 Gb/s). Usually PCIe is backward-compatible ➢ IPMI etc. is part of the host infrastructure. ❏ Cons: ➢ Need a PC as host (holder of the cards) ➥ However we do not rely on many PCIe slots per machine. ➢ Need a separate plug for the TFC signals (single fibre pair) ➢ Possibly quite some firmware effort to offload host for PCIe transfers 2 DAQ Mini Workshop, 27 May 2013

Beat Jost, Cern A “physical” view of the PCIe40 ❏ Minimal variant – no external memories / no transmitters for GBT ❏ Power up to 75W (use graphics cards standard) ❏ PEX8733 can be replaced by PCIe x 16 softcore TELL40e 3

Beat Jost, Cern Usage ❏ The PCIe40 cards will be housed in server PCs (~500 units) ❏ These PCs would be integrated in an event-building network, i.e. each server acts as data receiver of its PCIe40 card via PCIe and receiver of corresponding MEPs from the (N-1) other servers. Destination address originates from the TFC system, just as now… ❏ Once events are built, additional processing on full events could be envisaged, e.g. LLT or some form of HLT0 to reduce rate, if needed. ➢ Prob. some 60% of the CPU power of still available (TBT) ❏ Subsequently, the data are transferred to the HLT farm for software triggering 4 DAQ Mini Workshop, 27 May 2013

Beat Jost, Cern Pictorially 5 DAQ Mini Workshop, 27 May 2013 PC PCIe40 24 GBT TFC Event Building Switch PC PCIe40 24 GBT TFC … HLT Farm MEP Event ~500 units

Beat Jost, Cern Conclusion ❏ We believe that the PROs outweigh the CONs ❏ A conceptual study of the board and of the system is clearly worth doing ➢ A prototype or 2 would be nice… ❏ Overall costing studies necessary 6 DAQ Mini Workshop, 27 May 2013