Chopper wheel Rotates at 100 Hz and contains a timing photodiode to signal position on each turn. A slot cut in the disc passes a 130  s laser pulse train.

Slides:



Advertisements
Similar presentations
Ian Kirkman and Graham Cox July 29 th EMMA commissioning shifts so far June 21 st, 22 nd, 23 rd and July 12 th, 13 th, 14 th, 15 th “Analogue” BPM.
Advertisements

Chopper wheel Rotates at 100 Hz and contains a timing photodiode to signal position on each turn. A slot cut in the disc passes a 130  s laser pulse train.
Stephanie Allison LCLS Event System 14 June LCLS Event System Outline HW Block Diagram Timing Requirements Time Lines EVG.
Daniel Bressan David Tran Robbie Banks Amit Kapoor MACH 1/7.
XFEL 2004 at SLAC m. ferianis Synchronization and phase monitoring: recent results at ELETTRA Synchronization experiment using light sources currently.
Designing Sequential Logic Circuits
1 Kuliah Rangkaian Digital Kuliah 8: Rangkaian Logika Sekuensial Teknik Komputer Universitas Gunadarma.
Digital Logic Design Lecture # 17 University of Tehran.
LOGIC GATES ADDERS FLIP-FLOPS REGISTERS Digital Electronics Mark Neil - Microprocessor Course 1.
SYSTEM CLOCK Clock (CLK) : input signal which synchronize the internal and external operations of the microprocessor.
Dirk Zimoch, EPICS Collaboration Meeting, Vancouver 2009 Real-Time Data Transfer using the Timing System (Original slides and driver code by Babak Kalantari)
Output to accelerator area drive laser: MHz, sync’d to master RF = 1064 nm ~7 ps pulses ~10 watts average (~120 nJ/pulse) chopper wheel: ~100Hz,
Timepix Studies: Medipix Collaboration Summary and More Timewalk Plots Alessandra Borgia Marina Artuso Syracuse University Group Meeting – Thursday 20.
Veto Wall Test Hyupwoo Lee MINERvA/Jupiter Group Meeting Feb, 13, 2008.
RPC Electronics Status Overall system TDC –Digitizing frequency issue (determine the bin size of the TDC value) Discriminator test result Trigger module.
Chopper Testing 8/3/06. Chopper Information We chose to use the Thorlabs chopper with two 7-slot wheels offset to give approximately 728μs (18.7º) of.
ARA Testbed Efficiency (Rough Cut) November 29 th Ben Rotter.
ELI: Electronic Timing System (ETS) at Facility Level E L I – B L – – P R E – B.
Range Measurement Unit Messenger Mercury Laser Altimeter Basic Familiarization.
Ground Plane Pulser 1. Introduction The TPC uses a pulser system to calibrate the FEE electronics, check for bad channels, and correct for slight variations.
MIT runs syn no label No Label was not connected TTL trigger from delay box CH A to syn.
ISUAL Sprite Imager Electronic Design Stewart Harris.
SNS Integrated Control System SNS Timing Master LA-UR Eric Bjorklund.
CSE477 L17 Static Sequential Logic.1Irwin&Vijay, PSU, 2002 CSE477 VLSI Digital Circuits Fall 2002 Lecture 17: Static Sequential Circuits Mary Jane Irwin.
PIT Programming Examples Working with the modes of PIT.
3-CELL TEST RESULTS & 9-CELL PLAN Howie Pfeffer 11/13/13.
CHAPTER 3 Sequential Logic/ Circuits.  Concept of Sequential Logic  Latch and Flip-flops (FFs)  Shift Registers and Application  Counters (Types,
The PITZ Timing System Frank Tonisch DESY - Zeuthen.
Shutter Inspection and Testing for new Teflon coated blades.
Why we need adjustable delay? The v1495 mezzanine card (A395A) have a signal transmission time about 6ns. But we need all the signals go into the look.
8114A Overview. 8114A Overview 10-Feb-04 Page A Overview 1) Specifications and Applications 2) Operational Overview 3) Block Diagram.
November 15 Timing is Everything A software approach for a generalized profilometer Dr. John B. Ferris Stephen Chappell Cameron Rainey.
Features of the new Alibava firmware: 1. Universal for laboratory use (readout of stand-alone detector via USB interface) and for the telescope readout.
NA62 Gigatracker Working Group Meeting 23 March 2010 Massimiliano Fiorini CERN.
Testing of Latch-TDC Da-Shung Su Jia-Ye Chen, Hsi-Hung Yao, Su-Yin Wang, Ting-Hua Chang, Wen-Chen Chang 2011/07/13.
22/11/2005A. Blas1 DSP Board data bus timing There are two types of data transfer within the DSP board: Lead by the DSP Lead by the VME master. A dedicated.
Timing Requirements for Spallation Neutron Sources Timing system clock synchronized to the storage ring’s revolution frequency. –LANSCE: MHz.
Automatic accident avoiding system PROJECT MEMBERS MUTHUKUMAR.K (05ME33) SAKTHIDHASAN.S (05ME39) SAKTHIVEL.N (05ME40) VINOTH.S (05ME56) PROJECT GUIDE:
TELL1 high rate Birmingham Karim Massri University of Birmingham CEDAR WG Meeting – CERN – 26/03/2012.
Parity Quality Beam (PQB) Study Injector Group September 2008.
DEPT OF MODERN PHYSICS, USTC Electronics System of MC IHEP, Beijing ___________________________________________ Muon Group, USTC, Hefei.
Sp09 CMPEN 411 L18 S.1 CMPEN 411 VLSI Digital Circuits Spring 2009 Lecture 16: Static Sequential Circuits [Adapted from Rabaey’s Digital Integrated Circuits,
© BYU 11b MSFF Page 1 ECEn 224 MSFF Master/Slave Flip Flops.
FADC Time Study EJ, HD 10/09. Purpose: to test Hai Dong’s firmware implementation of Indiana U. timing algorithm NOT meant to be a definitive study of.
Chopper wheel Rotates at 100 Hz and contains a timing photodiode to signal position on each turn. A slot cut in the disc passes a 130  s laser pulse train.
Chopper wheel Rotates at 100 Hz and contains a timing photodiode to signal position on each turn. A slot cut in the disc passes a 130  s laser pulse train.
1 Fast kicker study Machine Time 2011/10/18~10/29(2 weeks) TB meeting 2011/01/14 T.Naito.
575 Features Overview. Existing Features ► System Modes ► Independent Channel Modes ► System Gating ► Channel Gating ► External Trigger ► Channel Multiplexing.
Flip Flops Engr. Micaela Renee Bernardo. A latch is a temporary storage device that has two stable states (bistable). It is a basic form of memory. Latches.
EE 466/586 VLSI Design Partha Pande School of EECS Washington State University
Beam time structures 1 At any particular instance of time there will be only one kind of beam in the MI. It will be either protons or anti-protons. The.
Seth Schwiethale James Crosetto James Ellison.  square pulse of ms, repeats every 20 ms  It is the same for both steering and acceleration 
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 20: October 25, 2010 Pass Transistors.
Chopper wheel Rotates at 100 Hz and contains a timing photodiode to signal position on each turn. A slot cut in the disc passes a 130  s laser pulse train.
A U.S. Department of Energy Office of Science Laboratory Operated by The University of Chicago Argonne National Laboratory Office of Science U.S. Department.
Module 8 Tutorial  An 8086 system is used for controlling the speed of a motor. The motor can operate at 5 different speeds (1- 5).  The speed.
Mini-workshop on Laser pulse – shaping Zeuthen ( ) Online observation of pulse energy.
9530 T IMING C ONTROL U NIT Features TCU-1 Key Features 250ps timing resolution with < 50ps jitter 8 independent outputs with full individual programming.
E- source R&D update ILC source laser project Faraday rotation experiment A. Brachmann 05/07/07 SLAC R&D meeting.
Overview Part 1 – The Design Space
Master I/O Connectors PL12 PL14 PL21 PL20 PL17.
UITF MPS system requirements
Test plan of ESS HB elliptical cavity
Electrical System P09045: Membrane Characterization Test Stand
SYEN 3330 Digital Systems Chapter 7 – Part 1 SYEN 3330 Digital Systems.
1) Latched, initial state Q =1
Beam Beam electronics Block diagram disc gated disc gate disc gated
UITF Conduct of Operations Review
CBETA bunch pattern and BPM trigger generator Version 2
FAN3180 Single 2-A Gate Driver with 3.3-V 15-mA LDO
Presentation transcript:

Chopper wheel Rotates at 100 Hz and contains a timing photodiode to signal position on each turn. A slot cut in the disc passes a 130  s laser pulse train every turn. TTL Pulse shaper TTL Driver which takes the voltage-source timing pulses from chopper wheel sensor, and creates a current- source TTL drive pulse Quantum Composer 8-Channel timing unit This unit is triggered by the Repetition Rate DG535, and takes a clock input from the MHz RF reference. On triggering, it waits for the next RF clock cycle, then cascades trigger signals to the Mechanical Shutter (selecting a specific macropulse), and to the Macropulse Length DG535 to set the macropulse length. Additional trigger signals are provided to the rack room and the TW laser. Mechanical Shutter The mechanical shutter selects specific macropulses from the 100 Hz macropulse train to define the 1, 2, 5, 10 or 20 Hz repetition rate Stanford DG535 (Macropulse Length) This unit provides trigger to the Pockels cell driver to define the macropulse length

Quantum Composers Timing Unit Settings Sync.ChannelWidthDelayPolOutputMode Wait PulsesDriving Alternative for ‘other’ chopper sensor location T0T0 'A'100 us0 msAct highTTL/CMOSNormal0Main RF trigger (via #1 on roof feed-thru box) ‘A’'B'4 ms24. msAct highTTL/CMOSNormal0Mechanical chopper4.5 ms / 4.0 ms T0T0 'C'150 us0Act highTTL/CMOSNormal0Not used (suspected faulty) T0T0 'D'150 us7.06 msAct highTTL/CMOSNormal0Trigger to DG ms / 150  s T0T0 'E'100 us7.00 msAct highTTL/CMOSNormal0Feed to rack room (via #7 on roof feed-thru box) T0T0 'F'100 us7.06 msAct highTTL/CMOSNormal0EMMA RF System Trigger T0T0 'G'100 us msAct highTTL/CMOSNormal0Streak Camera trigger T0T0 'H'91 ms1.1 msAct highTTL/CMOSNormal0Macropulse repetition rate (setting for 10 Hz) Gate: Mode (Chan Menu) – Source Ext. w/PLL; Level V; Rate MHz; Level V; Ref. out - To pulse; Ext. Opt. - Force OFF; T 0 clock rate Trig: Mode – Triggered; Level – 1.00 V; Edge – Rising Edge Incorrect timing settings which do not drive EMMA RF correctly due to a 20 ms offset in the main R trigger, changed

Quantum Composers Timing Unit Settings Sync.ChannelWidthDelayPolOutputMode Wait PulsesDriving Alternative for ‘other’ chopper sensor location T0T0 'A'140 us20.31 msAct highTTL/CMOSNormal0Main RF trigger (via #1 on roof feed-thru box) ‘A’'B'4 ms24.0 msAct highTTL/CMOSNormal0Mechanical chopper4.5 ms / 4.0 ms T0T0 'C'150 us0Act highTTL/CMOSNormal0Not used (suspected faulty) T0T0 'D'150 us msAct highTTL/CMOSNormal0Trigger to DG ms / 150  s T0T0 'E'100 us27.31 msAct highTTL/CMOSNormal0Feed to rack room (via #7 on roof feed-thru box) T0T0 'F'100 us7.01 msAct highTTL/CMOSNormal0EMMA RF System Trigger T0T0 'G'100 us msAct highTTL/CMOSNormal0Streak Camera trigger T0T0 'H'95 ms1.1 msAct highTTL/CMOSNormal0Macropulse repetition rate (setting for 10 Hz) Gate: Mode (Chan Menu) – Source Ext. w/PLL; Level V; Rate MHz; Level V; Ref. out - To pulse; Ext. Opt. - Force OFF; T 0 clock rate Trig: Mode – Triggered; Level – 1.00 V; Edge – Rising Edge New timing settings established to drive EMMA RF correctly using timing sensor located on the left-hand side of the chopper wheel, set

DG535 Unit Settings: Macro Pulse Repetition Rate ChannelDelayDriving ‘EXT’ 'A'A = T + 0 'B'B = T Quantum Composers Master Timing Unit 'C'C = T ms delay, specify 10 Hz repetition rate 'D'D = C + 0Trigger to DG535 ‘A-B'14 usA-B Signal triggers Quantum Composers unit at macropulse repetition rate This setup is no longer valid as the QC9530 is providing a timing-inhibit function to set the macropulse repetition rate

DG535 Unit Settings: Macro Pulse Length (Pockels Cell) ChannelDelayDriving 'A'A = T Trigger onset delay 'B'B = A Macro Pulse length (example shows 10 ns) 'C'C = T + 0 'D'D = T Trigger to rack room feedthrough #3 for the BPM system T0T0 Trigger to rack room feedthrough #4 Trig: Ext.; Threshold = V; Slope (+/-) = +; Trigger term = High Z Output: AB; AB & -AB Loads = High Z; AB: TTL