Sequential Circuit: Design BIL- 223 Logic Circuit Design Ege University Department of Computer Engineering.

Slides:

Advertisements

Similar presentations

Sequential Circuits Storage elements

Advertisements

State-machine structure (Mealy)

State Machine Design Procedure

Analysis of Clocked Sequential Circuits

TOPIC : Finite State Machine(FSM) and Flow Tables UNIT 1 : Modeling Module 1.4 : Modeling Sequential circuits.

Sequential Circuits1 DIGITAL LOGIC DESIGN by Dr. Fenghui Yao Tennessee State University Department of Computer Science Nashville, TN.

Computing Machinery Chapter 5: Sequential Circuits.

Sequential Circuit Analysis & Design Dr. Aiman H. El-Maleh Computer Engineering Department King Fahd University of Petroleum & Minerals Dr. Aiman H. El-Maleh.

CS 151 Digital Systems Design Lecture 21 Analyzing Sequential Circuits.

1 Lecture 23 More Sequential Circuits Analysis. 2 Analysis of Combinational Vs. Sequential Circuits °Combinational : Boolean Equations Truth Table Output.

Sequential Design Part II. Output A(t+1) =D A = AX + BX B(t+1) =D B = AX Y = AX + BX.

Unit 13 Analysis of Clocked Sequential Circuits Ku-Yaw Chang Assistant Professor, Department of Computer Science and Information.

Sequential Circuit Design

Sequential Circuit Design

Overview Sequential Circuit Design Specification Formulation

Chapter 8 -- Analysis and Synthesis of Synchronous Sequential Circuits.

Digital Logic Design Lecture 26. Announcements Exams will be returned on Thursday Final small quiz on Monday, 12/8. Final homework will be assigned Thursday,

ECE 301 – Digital Electronics Introduction to Sequential Logic Circuits (aka. Finite State Machines) and FSM Analysis (Lecture #17)

ECE 331 – Digital Systems Design Introduction to Sequential Logic Circuits (aka. Finite State Machines) and FSM Analysis (Lecture #19)

Overview Part 1 - Storage Elements and Sequential Circuit Analysis

Registers & Register Transfers Digital Logic Design Instructor: Kasım Sinan YILDIRIM.

Lecture 8: Sequential Networks and Finite State Machines CSE 140: Components and Design Techniques for Digital Systems Fall 2014 CK Cheng Dept. of Computer.

Overview Part 1 Part 2 Sequential Circuit Design

Chapter 5 - Part Sequential Circuit Design Design Procedure  Specification  Formulation - Obtain a state diagram or state table  State Assignment.

Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 5 – Sequential Circuits Part 2 – Sequential.

Digital Design Lecture 10 Sequential Design. State Reduction Equivalent Circuits –Identical input sequence –Identical output sequence Equivalent States.

Chap 4. Sequential Circuits

State Machines.

Unit 14 Derivation of State Graphs

ECE2030 Introduction to Computer Engineering Lecture 16: Finite State Machines Prof. Hsien-Hsin Sean Lee School of Electrical and Computer Engineering.

Chapter 8 -- Analysis and Synthesis of Synchronous Sequential Circuits.

Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 5 – Sequential Circuits Part 2 – Sequential.

Introduction to Sequential Logic Design Finite State-Machine Design.

1 Lecture #12 EGR 277 – Digital Logic Synchronous Logic Circuits versus Combinational Logic Circuits A) Combinational Logic Circuits Recall that there.

CPEN Digital System Design Chapter 5 - Sequential Circuits Sequential Circuit Design C. Gerousis © Logic and Computer Design Fundamentals, 4 rd Ed.,

Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 5 – Sequential Circuits Logic and Computer.

1 Lecture 22 Sequential Circuits Analysis. 2 Combinational vs. Sequential  Combinational Logic Circuit  Output is a function only of the present inputs.

1 © 2014 B. Wilkinson Modification date: Dec Sequential Logic Circuits Previously, we described the basic building blocks of sequential circuits,

DLD Lecture 26 Finite State Machine Design Procedure.

ANALYSIS OF SEQUENTIAL CIRCUITS by Dr. Amin Danial Asham.

1 A counter counts Number of elements in counter determines how many different states we need For example, an eight-state counter can count eight steps.

Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 5 – Sequential Circuits Part 2 – Sequential.

Sequential Circuit: Analysis BIL- 223 Logic Circuit Design Ege University Department of Computer Engineering.

Analysis and Synthesis of Synchronous Sequential Circuits A “synchronizing” pulse/edge signal (clock) controls the operation of the memory portion of the.

Registers; State Machines Analysis Section 7-1 Section 5-4.

1 State Reduction Goal: reduce the number of states while keeping the external input-output requirements unchanged. State reduction example: a: input 0.

Chapter 8 -- Analysis and Synthesis of Synchronous Sequential Circuits.

ENG241 Digital Design Week #7 Sequential Circuits (Part B)

Charles Kime © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 5 – Sequential Circuits Part 3 – State Machine Design Logic.

© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Logic Design Dr. Oliver Faust.

Sequential Circuit Design Section State Machines Design Procedure 1.Specification- obtain (produce) problem description 2.Formulation - Obtain.

5.3 Sequential Circuits - An Introduction to Informatics WMN Lab. Hey-Jin Lee.

State Diagrams Tuesday, 12 September State diagram Graphical representation of a state table. –Provides the same information as a state table. –A.

Week #7 Sequential Circuits (Part B)

Introduction to Sequential Logic Design

Sequential Circuit Design

Lab. on Finite State Machine

FIGURE 5.1 Block diagram of sequential circuit

Digital Design Lecture 9

ECE 301 – Digital Electronics

FINITE STATE MACHINES (FSMs)

KU College of Engineering Elec 204: Digital Systems Design

Instructor: Alexander Stoytchev

Example: Re-design with Moore Model

ECE 3130 – Digital Electronics and Design

KU College of Engineering Elec 204: Digital Systems Design

EE2174: Digital Logic and Lab

DESIGN OF SEQUENTIAL CIRCUITS

Sequential Circuit Analysis & Design

SYEN 3330 Digital Systems Chapter 6 – Part 3 SYEN 3330 Digital Systems.

Presentation transcript:

Sequential Circuit: Design BIL- 223 Logic Circuit Design Ege University Department of Computer Engineering

Sequential Circuits Inputs Outputs Next State Current State output logic next state logic C D Q Q C D Q Q' y x A A B Clock

Design Example: Sequence Recognizer A sequential circuit that recognizes the occurrence the bit sequence 1101 (The sequence 1101 must be recognized each time it occurs in the input sequence.) Thus, the sequential machine must remember that the first two one's have occurred as it receives another symbol. Input: X(t)  {0, 1} Output: Z(t)  {0, 1} Time X(t) Z(t)

Obtain The State Diagram Time X(t) Z(t) S0S0 S1S1 1/0 0/0 S2S2 1/0 S3S3 0/0 1/0 0/0 1/1 A Mealy Machine

Obtain State Table From the State Diagram, we can fill in the State Table. Assign binary codes for the states /0 0/0 1/0 0/0 1/0 0/0 1/ Present State InputX Next State OutputZ ABAB Present State AB Next State x = 0 x = 1 Output x = 0 x =

Find Flip-Flop Input and Output Equations Present State X Next State Z ABAB X AB X AB Select the flip-flop types. (D flip flop) Derive flip-flop input equations.

Draw Logic Diagram Z X Clock

One Flip-flop per State (One-Hot) Assignment  Provides simplified analysis and design  Combinational logic may be simpler, but flip-flop cost higher /0 0/0 1/0 0/0 1/0 0/0 1/ Present State Next State x = 0 x = 1 Output x = 0 x =

Design Example: modulo 3 accumulator for 2- bit operands It adds each input operand to the stored sum, which is initially 0. Then takes the modulo. (2 + 0) modulo 3 = 2, (1+2) modulo 3 = 0 …  Stored sum: (Y 1,Y 0 ), Input: (X 1,X 0 ), Output: (Z 1,Z 0 ) B/01 C/10 A/ Reset Mealy or Moore?

The State Machine Diagram Model (SMD) Y, Z S0 S1 Moore Outputs ABAB S2 A  B A/Y, B/Z S0 S1 TCI Outputs ABAB S2 A  B S0 S1 TCD Outputs A  B/Y S2 (A  B)/Z TCOD Outputs (A  B) C/Y S0 S1 S2 ABAB C/Y Transition condition (TC) Transition condition-independent (TCI) Input Variables A, B, C Output Variables Y, Z Default: Y = 0, Z = 0 Transition condition-dependent (TCD) Transition and output condition-dependent (TCOD)

Example-1 What is the state table for this SMD? Y, Z A/Y BCBC S0 ABAB S2 A  B S1 S3 A  C ACAC B  C/Y (B  C)/Z A/Z BC Defaults: Y = 0, Z = 0 A/Y, B/Z

Example-2 What is the SMD for this state diagram?