Mathias Reinecke EUDET Annual Meeting 2008 – NIKHEF6.10.20081 AHCAL Power Aspects P. Göttlicher, M. Reinecke, H.-J. Wentzlaff for the AHCAL developers.

Slides:



Advertisements
Similar presentations
HCAL Front End Boards HCAL – Technical Meeting Status of the FE Boards Parameter Shift Register Time Schedule Test Setup Mathias Reinecke.
Advertisements

Conduction Conceptests
11/27/2007ILC Power and Cooling VM Workshop Mike Neubauer 1 RF Power and Cooling Requirements Overview from “Main Linac Power and Cooling Information”
CALICE Dave Bailey. Aims and Objectives Develop the technology to build a high- resolution tracking calorimeter for ILC experiments Main thrusts: –Testbeam.
HCAL heat dissipation and power management Rough ideas, calculations and numbers What is easy? Where are problems? Heat transfer Charge storage for pulsed.
Bulk Micromegas Our Micromegas detectors are fabricated using the Bulk technology The fabrication consists in the lamination of a steel woven mesh and.
Mechanical Status of ECAL Marc Anduze – 30/10/06.
ECFA, JUN10, 2008Ivo Polak, IPASCR, Prague1 Electronics part of AHCAL calibration system ECFA meeting at Warszawa.
Peter Göttlicher | TIPP 2011 | Chicago, June 11 th 2011 | Page 1 Peter Göttlicher, DESY For CALICE collaboration Chicago, June 11 th, 2011 A concept for.
Peter Göttlicher | CALICE | Heidelberg, September 15 th 2011 | Page 1 Peter Göttlicher, DESY-FEB Heidelberg September 15 th, 2011 A concept for power cycling.
Mathias Reinecke CALICE meeting Argonne EUDET module – Electronics Integration Contents -Next prototype : architecture -HCAL Base Unit (HBU)
AHCAL – Electromechanical Integration EUDET annual meeting – Paris Oct M. Reinecke.
AHCAL Electronics. Status EUDET Prototype Mathias Reinecke for the DESY AHCAL developers EUDET Electronics/DAQ meeting London, June 9th, 2009.
AHCAL Electronics. Front-end electronics and DAQ Mathias Reinecke CALICE meeting Hamburg March 21st, 2013.
AHCAL Electronics. Status and Outlook Mathias Reinecke AHCAL main Meeting D ESY Hamburg, Dec. 16th, 2014.
AHCAL Electronics. Status Commissioning and Integration Peter Göttlicher for the AHCAL developers CALICE meeting UT Arlington, March 12th, 2010.
AHCAL – DIF Interface EUDET annual meeting – Paris Oct M. Reinecke.
AHCAL electronics. Status and Outlook Peter Göttlicher for the AHCAL developers CALICE meeting UT Arlington, March 11th, 2010.
AHCAL updates: SPIROC and DIF Mathias Reinecke, Felix Sefkow CALICE/EUDET electronics meeting London, January 10, 2008.
AHCAL Electronics. Status and Outlook Mathias Reinecke CALICE collaboration meeting Cambridge, UK March 16th-19th, 2012.
Marc Anduze – 09/09/2008 Report on EUDET Mechanics - Global Design and composite structures: Marc Anduze - Integration Slab and thermal measurements: Aboud.
Peter Göttlicher | LC power workshop | Orsay, May 9 th 2011 | Page 1 EMI aspects for systems with train cycled operation: CALICE-AHCAL Peter Göttlicher.
Mechanical Status of EUDET Module Marc Anduze – 05/04/07.
08/10/2007Julie Prast, LAPP, Annecy1 The DHCAL DIF and the DIF Task Force Julie Prast, LAPP, Annecy.
EUDET FEE status C. de LA TAILLE. EUDET annual meeting 6 oct 08 cdlt : FEE statrus 2 EUDET module FEE : main issues 2 nd generation ASICs –Self triggering.
AHCAL Status. Electronics and DAQ Mathias Reinecke CALICE meeting Argonne ANL, Mar. 19th, 2014.
HCAL – Integration Plans Mathias ReineckeHCAL – Main meeting Introduction 2.HCAL Base Unit (HBU) - Update 3.Testboards 4.Light Calibration System.
EUDET JRA3 ECAL and FEE C. de La Taille (LAL-Orsay) EUDET status meeting DESY 10 sep 2006.
Detector Interface (DIF) Status CALICE meeting – DESYDec Mathias Reinecke.
R&D for a 2nd generation AHCAL prototype LCWS 2007 – DESY Hamburg Mathias Reinecke on behalf of the AHCAL partners.
EUDET JRA3 ECAL in 2007 : towards “The EUDET module” C. de La Taille IN2P3/LAL Orsay.
Peter Göttlicher, DESY, Prague Introduction: Parameters from accelerator, physics, detector - Physics prototype - System aspects: electromechanical.
Towards a 1m 3 Glass RPC HCAL prototype with multi-threshold readout M. Vander Donckt for the CALICE - SDHCAL group.
AHCAL Electronics. Status Commissioning Mathias Reinecke for the AHCAL developers HCAL main meeting Hamburg, Dec. 10th, 2009.
AHCAL Physics Prototype. The Electronics Part Mathias Reinecke for the AHCAL developers DESY, March 2nd, 2010.
AHCAL electronics. Status Module Production an Power Pulsing Mathias Reinecke AHCAL main meeting DESY, Dec. 10th, 2013.
The HCAL barrel absorber structure
Mathias Reinecke CALICE week Manchester DIF development – Status and Common Approach Mathias Reinecke for the CALICE DAQ and Front-End developers.
CALICE Si-W ECAL (& ILD) power pulsing (cabling) C.Clerc LLR, Ecole polytechnique, Palaiseau R. Cornat P.Mora de Freitas G.Musat J.-F. Roig.
Mathias Reinecke AHCAL Main Meeting Electronics Integration - Status Mathias Reinecke for the AHCAL developers.
Marc Anduze – CALICE Meeting – KOBE 10/05/07 Mechanical R&D for Technological EUDET ECAL Prototype.
AHCAL Electronics. integration status and open issues Mathias Reinecke CALICE main meeting Univ. HASSAN II, Casablanca, Morocco Sept. 23rd, 2010.
AHCAL Electronics. Status and Outlook Mathias Reinecke for the AHCAL developers CALICE Days DESY Hamburg, March 31st, 2009.
AHCAL Integration. Status and Outlook Mathias Reinecke for the AHCAL developers CALICE week Lyon IPNL, Sept. 16th – 18th, 2009.
Mathias Reinecke CALICE week - Manchester Electronics Integration - Status Mathias Reinecke for the AHCAL developers.
SDHCAL. outline  SDHCAL concept, validation and construction  Test Beam and technological prototype performance  Perspectives and Conclusion  SDHCAL.
AHCAL Electronics. Status of Integration Mathias Reinecke for the DESY AHCAL developers AHCAL main and analysis meeting Hamburg, July 16th and 17th, 2009.
CALICE/EUDET FEE status C. de LA TAILLE. 31 aug 2009 EUDET SC meeting Status of JRA3 Front End Electronics 2 ILC front-end ASICs : the ROC chips SPIROC.
HCAL Modules -First Ideas Mathias ReineckeHCAL – MPI meetingJan Motivation 2.Mechanical Constraints 3.HCAL Base Unit (HBU) 4.Light Calibration.
AHCAL Electronics. Status Commissioning Mathias Reinecke for the AHCAL developers EUDET electronics and DAQ meeting Paris Palaiseau, Jan. 14th, 2010.
AHCAL Electronics. status and open issues Mathias Reinecke CALICE ECAL/AHCAL - EUDET electronics and DAQ - AIDA DESY, July 5th to 6th, 2010.
Marc Anduze first drawings of Ecal eudet module COPIED FROM : Marc Anduze PICTURES FROM : CALICE/EUDET electronic meeting – CERN – 12 July 07.
Future test beam options Felix Sefkow CALICE AHCAL main meeting DESY, June 16, 2009.
Marc Anduze – EUDET Meeting – PARIS 08/10/07 Mechanical R&D for EUDET module.
Kitakami Side AHCAL Assembly or anywhere in any detector.
ILC Power and Cooling VM Workshop
LED notched fibre system short HBU0 party with QMB6
Test Beam Request for the Semi-Digital Hadronic Calorimeter
Calorimeter Mu2e Development electronics Front-end Review
Status of HBU, EBU and SM_HBU
AHCAL Detector Interface electronics
CALICE meeting 2007 – Prague
HCAL task status report
Testbeam Timing Issues.
CALICE Collaboration Meeting at UT Arlington
HCAL Modules -First Ideas
Felix Sefkow CALICE/EUDET electronics meeting CERN, July 12, 2007
CALICE meeting 2007 – Prague
Status of the EUDET Prototype
Scintillator HCal Prototype
Presentation transcript:

Mathias Reinecke EUDET Annual Meeting 2008 – NIKHEF AHCAL Power Aspects P. Göttlicher, M. Reinecke, H.-J. Wentzlaff for the AHCAL developers

Mathias Reinecke EUDET Annual Meeting 2008 – NIKHEF AHCAL switch-on time ILC bunch train rate: 5Hz SPIROC: Main consumer is preamplifier! => good approx.: AHCAL switch-on time = ~2ms (1%)

Mathias Reinecke EUDET Annual Meeting 2008 – NIKHEF AHCAL: In-Detector Power P ASIC = 25µW/chn (1% on-time) P SiPM = 50V*0.3µA = 15µW/chn P LCS = 2µW/chn (rather vague) N chn = 2592 (in 3 full slabs) => P layer = ~110mW (1% on-time) Typical AHCAL layer: This does not seem to be much, but the power is „trapped“ inside layer (i.e. no „air-flow“). DIF CALIB POWER „Endcap Power“ 1/16 of half barrel (38 to 48 layers)

Mathias Reinecke EUDET Annual Meeting 2008 – NIKHEF AHCAL: Endcap Power 1% Total Power of 1 AHCAL 1% switch-on time By H. Wentzlaff AHCAL input voltages: +6V, +12V, +60V (SiPM bias)

Mathias Reinecke EUDET Annual Meeting 2008 – NIKHEF AHCAL: Estimated Power 1% duty cycle (typical layer): P total, layer = 9.3W (effective power (ep) + power dissipation) P 3slabs = 113mW (in-detector, ep) P calib = 1.2W (ep) P dif = 1.7W (ep) P power = 1.8W (ep) AHCAL voltages: +6V, +12V (calibration system), +60V (SiPM bias) 100% duty cycle (typical layer): P total, layer = 21W (effective power (ep) + power dissipation) P 3slabs = 6.84W (in-detector, ep) P calib = 1.2W (ep) P dif = 1.7W (ep) P power = 1.8W (ep) I 3slabs = 1.85A (current into detector, 100% of the time) I 3slabs = 1.85A (current into detector when on- 1% of the time)

Mathias Reinecke EUDET Annual Meeting 2008 – NIKHEF Power Pulsing Tests Test Setup Detector electronics (Load) is switched between „off“ (no current) and „on“ (full current) with 1% duty cycle. => Oscillations on 2.20m-long power-ground system? Tested: Switched Current: 0.7…3A Load Block Caps : µF (later: distributed in gap)

Mathias Reinecke EUDET Annual Meeting 2008 – NIKHEF Power cycling test setup Test Setup Settling time (Load side): Voltage within 50mV of final value. Aim: reasonable values for efficient power cycling (< 50µs) Overshoot Aim: Protection of devices, stable register settings.

Mathias Reinecke EUDET Annual Meeting 2008 – NIKHEF Power Pulsing: Results Typical results for overshoot (loadside), shown here for switch-off case (worst-case). Overshoot on regulator side: <150mV. 0µF 0.1µF 1µF Overshoot [V] Load Current [A] Blocking C on Load Side 5µF 10µF Test by H. Wentzlaff

Mathias Reinecke EUDET Annual Meeting 2008 – NIKHEF Power Pulsing: Results Typical results for settling time (loadside, aimed: <50µs) 0µF 100nF 1µF Settling Time [µs] Load Current [A] Blocking C on Load Side 10µF 5µF Test by H. Wentzlaff Settling to <50mV

Mathias Reinecke EUDET Annual Meeting 2008 – NIKHEF r z j Heat transport in directions: j homogeneous heating: No heat transfer in j r alternating structure with air gaps every air gap is heating No heat transfer in r z cooling at end plate Heat flows in solid material, air gaps too small, no convection cooling at the ends: z=±2.2m homogeneous heating in all gaps symmetry: no transport at z=0m AHCAL: Stack Heating Calculation and Results by P. Göttlicher

Mathias Reinecke EUDET Annual Meeting 2008 – NIKHEF AHCAL Slab Interface (Mech.) Cassette bottom plate, extended Cooling pipe HCAL Endcap Board (HEB), with DIF Light-seal Robust interface connector HBU Flexlead interconnection HBU PCB Tile SiPM 10cm Steel absorber 2cm Component height Preliminary! Interface Board (IB) Not in scale!!

Mathias Reinecke EUDET Annual Meeting 2008 – NIKHEF Heat production: Power: P chan =40 m W/chan ASIC: 25 m W/chan HV: +15 m W/chan: 50V*0.3 m A Infrastructure: + ?? Geometry: N chan = 1000/m 2 D steel =2cm (thickness) L heat = 2.2m (length) A plane = 2m² Material constants: Stainless steel: Which one? l steel =15W/Km other publication 15-25W/Km k steel = 3.7MJ/m 3 K Basic Parameters In detail see: P. Göttlicher „System aspects of the ILC-electronics and power-pulsing”, Topical Workshop on electronics for Particle Physics (TWEPP-07), pp , Prague, Oct. 2007

Mathias Reinecke EUDET Annual Meeting 2008 – NIKHEF AHCAL heating: Results Temperature T for :  T (z=0) = 0.33K Time dependence (Fourier transformation with components parameterized by  ), elements: A e-(t/  ) cos( 2p  (x/L heat ) ) One cooled end, and one with to heat flow:  = (1/4, 3/4, 5/4,....) Slowest component (  =1/4) :  = 5.6days

Mathias Reinecke EUDET Annual Meeting 2008 – NIKHEF AHCAL heating: Results fourier components fraction of wavelength time constant relative amplitude 1/45.6 days+ 103% 3/40.6 days- 4% 5/40.2 days+1%

Mathias Reinecke EUDET Annual Meeting 2008 – NIKHEF Conclusions -Heating of AHCAL stack is small z=0), but cooling is needed at the end-cap (liquid cooling), external heating (e.g. ECAL) is not included in this calculation. Assumptions for the power dissipation correct? -Time constant of heating is large (several days) -Regulator setup enables small settling times (<10µs) and overshoots (<1V for 1µF blocking caps) for the ILC power pulsing. -Power of one layer is small (1% duty cycle): 110mW per in-detector layer, 10W in total for one layer (preliminary).