ATLAS RoI Builder + CDF ● Brief reminder of ATLAS Level 2 ● Opportunities for CDF (what fits - what doesn't) ● Timescales (more of what fits and what doesn't)

Slides:



Advertisements
Similar presentations
Sander Klous on behalf of the ATLAS Collaboration Real-Time May /5/20101.
Advertisements

Digital Filtering Performance in the ATLAS Level-1 Calorimeter Trigger David Hadley on behalf of the ATLAS Collaboration.
A Gigabit Ethernet Link Source Card Robert E. Blair, John W. Dawson, Gary Drake, David J. Francis*, William N. Haberichter, James L. Schlereth Argonne.
The First-Level Trigger of ATLAS Johannes Haller (CERN) on behalf of the ATLAS First-Level Trigger Groups International Europhysics Conference on High.
S. Silverstein For ATLAS TDAQ Level-1 Trigger updates for Phase 1.
Summary Ted Liu, FNAL Feb. 9 th, 2005 L2 Pulsar 2rd IRR Review, ICB-2E, video: 82Pulsar
A presentation by Angela Little SULI Program 8/4/04 Pulsar Boards and the Level II Trigger Upgrade at CDF.
1 Pulsar firmware status March 12th, 2004 Overall firmware status Pulsar Slink formatter Slink merger Muon Reces SVT L2toTS Transmitters How to keep firmware.
General Trigger Philosophy The definition of ROI’s is what allows, by transferring a moderate amount of information, to concentrate on improvements in.
Samuel Silverstein Stockholm University L1Calo upgrade discussion Overview Issues  Latency  Rates  Schedule Proposed upgrade strategy R&D.
Using the Trigger Test Stand at CDF for Benchmarking CPU (and eventually GPU) Performance Wesley Ketchum (University of Chicago)
Digital CFEB Prototype Plans 1 B. Bylsma, CSC Upgrade Workshop, Ohio State Univ., April 23-24, 2010 Ben Bylsma The Ohio State University.
1 ROD US ATLAS FDR, ROD Overview Atlas Wisconsin Group Khang Dao, Damon Fasching, Douglas Ferguson, Owen Hayes, Richard Jared, John Joseph, Krista Marks,
February 19th 2009AlbaNova Instrumentation Seminar1 Christian Bohm Instrumentation Physics, SU Upgrading the ATLAS detector Overview Motivation The current.
XTRP Hardware Mike Kasten University of Illinois 2/24/00.
1 Modelling parameters Jos Vermeulen, 2 June 1999.
LECC2003 AmsterdamMatthias Müller A RobIn Prototype for a PCI-Bus based Atlas Readout-System B. Gorini, M. Joos, J. Petersen (CERN, Geneva) A. Kugel, R.
U N C L A S S I F I E D FVTX Detector Readout Concept S. Butsyk For LANL P-25 group.
Copyright © 2000 OPNET Technologies, Inc. Title – 1 Distributed Trigger System for the LHC experiments Krzysztof Korcyl ATLAS experiment laboratory H.
Cluster Finder Report Laura Sartori (INFN Pisa) For the L2Cal Team Chicago, Fermilab, Madrid, Padova, Penn, Pisa, Purdue.
Some features of V1495 Shiuan-Hal,Shiu Everything in this document is not final decision!
Technical Part Laura Sartori. - System Overview - Hardware Configuration : description of the main tasks - L2 Decision CPU: algorithm timing analysis.
1 1 Rapid recent developments in Phase I L1Calo Weakly 25 Jul 2011 Norman Gee.
Commissioning Experience and Status Burkard Reisert (FNAL) L2 installation readiness review:
ATLAS ATLAS Week: 25/Feb to 1/Mar 2002 B-Physics Trigger Working Group Status Report
Status and planning of the CMX Wojtek Fedorko for the MSU group TDAQ Week, CERN April , 2012.
FED RAL: Greg Iles5 March The 96 Channel FED Tester What needs to be tested ? Requirements for 96 channel tester ? Baseline design Functionality.
TDAQ Upgrade Software Plans John Baines, Tomasz Bold Contents: Future Framework Exploitation of future Technologies Work for Phase-II IDR.
Simple ideas on how to integrate L2CAL and L2XFT ---> food for thoughts Ted May 25th, 2007.
ATLAS Trigger / current L1Calo Uli Schäfer 1 Jet/Energy module calo µ CTP L1.
PULSAR Specifications for RECES and ISOLIST ● Zeroth order start on “exploring” how a PULSAR scheme might look for isolation trigger and RECES ● Philosophy.
Latest ideas in DAQ development for LHC B. Gorini - CERN 1.
LHCb front-end electronics and its interface to the DAQ.
2003 Conference for Computing in High Energy and Nuclear Physics La Jolla, California Giovanna Lehmann - CERN EP/ATD The DataFlow of the ATLAS Trigger.
Simics: A Full System Simulation Platform Synopsis by Jen Miller 19 March 2004.
The ATLAS Global Trigger Processor U. Schäfer Phase-2 Upgrade Uli Schäfer 1.
CHEP March 2003 Sarah Wheeler 1 Supervision of the ATLAS High Level Triggers Sarah Wheeler on behalf of the ATLAS Trigger/DAQ High Level Trigger.
01/04/09A. Salamon – TDAQ WG - CERN1 LKr calorimeter L0 trigger V. Bonaiuto, L. Cesaroni, A. Fucci, A. Salamon, G. Salina, F. Sargeni.
New L2cal hardware and CPU timing Laura Sartori. - System overview - Hardware Configuration: a set of Pulsar boards receives, preprocess and merges the.
ATLAS Trigger Development
Pulsar Status For Peter. L2 decision crate L1L1 TRACKTRACK SVTSVT CLUSTERCLUSTER PHOTONPHOTON MUONMUON Magic Bus α CPU Technical requirement: need a FAST.
FVTX Electronics (WBS 1.5.2, 1.5.3) Sergey Butsyk University of New Mexico Sergey Butsyk DOE FVTX review
TELL40 VELO time ordering Pablo Vázquez, Jan Buytaert, Karol Hennessy, Marco Gersabeck, Pablo Rodríguez P. Vazquez (U. Santiago)112/12/2013.
Experience with multi-threaded C++ applications in the ATLAS DataFlow Szymon Gadomski University of Bern, Switzerland and INP Cracow, Poland on behalf.
The PESAsim analysis framework What it is How it works What it can do How to get it and use it Mark Sutton Tania McMahon Ricardo Gonçalo.
ATLAS TDAQ RoI Builder and the Level 2 Supervisor system R. E. Blair, J. Dawson, G. Drake, W. Haberichter, J. Schlereth, M. Abolins, Y. Ermoline, B. G.
Kostas KORDAS INFN – Frascati 10th Topical Seminar on Innovative Particle & Radiation Detectors (IPRD06) Siena, 1-5 Oct The ATLAS Data Acquisition.
17 December, 2010 ATLAS L1Calo upgrade meeting Meeting overview Recent hardware developments, ideas.
1 Farm Issues L1&HLT Implementation Review Niko Neufeld, CERN-EP Tuesday, April 29 th.
LKr readout and trigger R. Fantechi 3/2/2010. The CARE structure.
L2toTS Status and Phase-1 Plan and Pulsar S-LINK Data Format Cheng-Ju Lin Fermilab L2 Trigger Upgrade Meeting 03/12/2004.
Brad Abbott DOE Review University of Oklahoma Nov 6, 2014.
LECC2004 BostonMatthias Müller The final design of the ATLAS Trigger/DAQ Readout-Buffer Input (ROBIN) Device B. Gorini, M. Joos, J. Petersen, S. Stancu,
System Demonstrator: status & planning The system demonstrator starts as “vertical slice”: The vertical slice will grow to include all FTK functions, but.
ANDREA NEGRI, INFN PAVIA – NUCLEAR SCIENCE SYMPOSIUM – ROME 20th October
Integration with ATLAS DAQ Marcin Byszewski 23/11/2011 RD51 Mini week Marcin Byszewski, CERN1.
29/05/09A. Salamon – TDAQ WG - CERN1 LKr calorimeter L0 trigger V. Bonaiuto, L. Cesaroni, A. Fucci, A. Salamon, G. Salina, F. Sargeni.
Eric Hazen1 Ethernet Readout With: E. Kearns, J. Raaf, S.X. Wu, others... Eric Hazen Boston University.
DCH FEE STATUS Level 1 Triggered Data Flow FEE Implementation &
Alberto Valero 17 de Diciembre de 2007
Future Hardware Development for discussion with JLU Giessen
Electronics, Trigger and DAQ for SuperB
CMS EMU TRIGGER ELECTRONICS
ATLAS L1Calo Phase2 Upgrade
ATLAS: Level-1 Calorimeter Trigger
John Harvey CERN EP/LBC July 24, 2001
Network Processors for a 1 MHz Trigger-DAQ System
Design of Digital Circuits Lab 8 Supplement: Full System Integration
TELL1 A common data acquisition board for LHCb
FED Design and EMU-to-DAQ Test
Presentation transcript:

ATLAS RoI Builder + CDF ● Brief reminder of ATLAS Level 2 ● Opportunities for CDF (what fits - what doesn't) ● Timescales (more of what fits and what doesn't)

Conclusions from quick tour of ATLAS TDAQ ● ATLAS Level 1 looks very much like CDF Level 2 – hardware based clustering, energy sums, isolation and muon Pt ● Level 1 accept rate for ATLAS is similar to that for CDF (~ kHz) ● RoI Builder (RoIB) plus Supervisor processors could act in the same capacity as the alphas do in CDF – same transaction rate (L1A rate) – provided the decision code is simple Supervisors could make the full level 2 decision instead of I/O to LVL2 farm

CDF != ATLAS ● Input to RoIB is via S-link – this is different from CDF Run IIa but not different in IIb ● Latency in ATLAS Level 2 is enormous – buffers are ~1000 events deep not 4 – RoIB latency is a non-issue for ATLAS ● initial prototype of RoIB waited for all event fragments to arrive before sending - this alone would introduce unacceptable latency for CDF it also limits size of L1 RoI data (since this needs to be buffered in the RoIB) – Level 2 decision order is different from the L1A order

Potential CDF Level 2 ● Single Builder and input card ● 4 processsors – could be more ● Output of trigger decisions to PULSAR is probably reasonable, but not necessary

Beginning to look at simulation

Still too infantile but... 40kHz livetime 86% Latency in microseconds

Current Architecture 4k x 36b FIFO S-Link Connector GbE MAC LSI L8101 GbE SerDes Agilent HDMP-1636A Opt. Conn. Features – Large input FIFO – Large Buffer – Optical GbEthernet Physical layer – Conforms to S-Link specs – FPGA can do data alteration if needed 512k x 32b Memory FPGA

ATLAS plan/timescale ● The current plan is to produce a prototype early this year (~April) ● There is already a 12U prototype (has been for several years) which demonstrated 100kHz operation ● 9U prototype system will include the ability (important for CDF but not necessary for ATLAS) of “routing” as opposed to “store and forward” type operation

Conclusions ● Appears reasonable to think of RoIB as merging unit for CDF – Still work to do in demonstrating that this idea actually makes sense (same work needed for any other merging scheme) ● Next steps should work out dataflow (how much from which sources and including as many of the overheads realistically as possible)