Opto Working Group Meeting Summary Tuesday 8 March 2011 Tobias Flick and Francois Vasey.

Slides:



Advertisements
Similar presentations
IEEE10/NSS R. Kass N A. Adair, W. Fernando, K.K. Gan, H.P. Kagan, R.D. Kass, H. Merritt, J. Moore, A. Nagarkar, S. Smith, M. Strang The Ohio State.
Advertisements

Richard Kass IEEE NSS 11/14/ Richard Kass Radiation-Hard ASICs for Optical Data Transmission in the ATLAS Pixel Detector K.E. Arms, K.K. Gan, M.
LHCb Upgrade Overview ALICE, ATLAS, CMS & LHCb joint workshop on DAQ Château de Bossey 13 March 2013 Beat Jost / Cern.
Fast Detector Readout T. Flick University Wuppertal 3. Detector Workshop of the Helmholtz Alliance "Physics at the Terascale" Heidelberg 2010.
LHC Experiments at Liverpool E2V Visit – Nov 2005 Introduction Si Technology Upgrade/Maintenance Summary.
Large Area, High Speed Photo-detectors Readout Jean-Francois Genat + On behalf and with the help of Herve Grabas +, Samuel Meehan +, Eric Oberla +, Fukun.
1.ATLAS and ID 2.SCT 3.Commissioning 4.Integration 5.Latest Runs 6.Conclusions Commissioning the ATLAS Silicon Microstrip Tracker IPRD08 - Siena Jose E.
VCSEL Failures in ATLAS T. Flick, University of Wuppertal TWEPP 2010 Aachen,
Status of opto R&D at SMU Jingbo Ye Dept. of Physics SMU For the opto WG workshop at CERN, March 8 th, 2011.
IEEE06/San Diego R. Kass N Bandwidth of Micro Twisted-Pair Cables and Spliced SIMM/GRIN Fibers and Radiation Hardness of PIN/VCSEL Arrays W. Fernando,
Laboratoire de l’Accélérateur Linéaire (IN2P3-CNRS) Orsay, France Calorimeter upgrade meeting Olivier Duarte Upgrade calo FE review Comments : Digital.
Versatile Link Project Description
A Serializer ASIC for High Speed Data Transmission in Cryogenic and HiRel Environment Tiankuan Liu On behalf of the ATLAS Liquid Argon Calorimeter Group.
DPF 2013 R. Kass 1 P. Buchholz, M. Ziolkowski Universität Siegen OUTLINE Lessons learned… IBL/nSQP opto-board overview assembly experience radiation hardness.
Versatile Link The Versatile Transceiver Towards Production Readiness Csaba Soos on behalf of Manoel Barros Marin, Stéphane Détraz, Lauri Olanterä, Christophe.
IEEE08/NSS R. Kass N Radiation-Hard/High-Speed Data Transmission Using Optical Links W. Fernando, K.K. Gan, A. Law, H.P. Kagan, R.D. Kass, J. Moore,
Towards a Detector Control System for the ATLAS Pixeldetector Susanne Kersten, University of Wuppertal Pixel2002, Carmel September 2002 Overview of the.
Summary DCS Workshop - L.Jirdén1 Summary of DCS Workshop 28/29 May 01 u Aim of workshop u Program u Summary of presentations u Conclusion.
Calorimeter upgrade meeting - Wednesday, 11 December 2013 LHCb Calorimeter Upgrade : CROC board architecture overview ECAL-HCAL font-end crate  Short.
STATUS OF VCSEL BASED OPTO-LINKS JOSHUA MOSS, JENS DOPKE AUGUST 19, 2010 On-going analysis for the on-detector Pixel VCSELs TEMPERATURE MEASUREMENTS OPTICAL.
Tony WeidbergATLAS Tracker Upgrade Liverpool December '06 1 SLHC Optoelectronics Readout architectures Technologies for TX High speed multiplexing Packaging.
Joint Optoelectronics Working-Group Valencia, 27 Sep Survey results and analysis 2. Comments and discussion 3. Joint projects? 4. Links to management.
The GBT A single link for Timing, Trigger, Slow Control and DAQ in experiments A. Marchioro CERN/PH-MIC.
Versatile Link The Versatile Transceiver Development Status Csaba Soos, Vincent Bobillier, Stéphane Détraz, Spyros Papadopoulos, Christophe Sigaud, Pavel.
FF-LYNX (*): Fast and Flexible protocols and interfaces for data transmission and distribution of clock, trigger and control signals (*) project funded.
ICTPP09 R. Kass Radiation-Hardness of VCSELs & PINs Richard Kass The Ohio State University OUTLINE Introduction/ATLAS pixel detector Radiation Hardness.
S.Hou, Academia Sinica Taiwan. 2Outline Optical links for ATLAS Laser-driver  fiber  PIN-driver LHC modules in service Rad-hard requirement for LHC/SLHC.
Optical Links CERN Versatile Link Project VL – Oxford involvement CERN VL+ for ATLAS/CMS phase II upgrade – Introduction and aims – Oxford workpackage:
SCT/Pixel Off-detector VCSELs
Michał Dwużnik, for the SCT collaboration
Bart Hommels (for Matthew Wing) EUDET ext. steering board JRA3 DAQ System DAQ System Availability updates: – DIF: Detector Interface – LDA:
Guido Haefeli CHIPP Workshop on Detector R&D Geneva, June 2008 R&D at LPHE/EPFL: SiPM and DAQ electronics.
DPF 2011 R. Kass 1 P. Buchholz, A. Wiese, M. Ziolkowski Universität Siegen OUTLINE Introduction Result on 4-channel Driver/Receiver with Redundancy Design.
J.Ye / SMU Sept.4, 2007 Joint ATLAS CMS Opto-electronics working group, subgroup C 1 Report from sub-group C, Optical Link Evaluation Criteria and Test.
P. Aspell CERN April 2011 CMS MPGD Upgrade …. Electronics 2 1.
1 Status Report on the LOC ASIC 1.The LOC ASIC proposal 2.The SOS technology 3.LOC1 test results 4.LOC2 design status 5.Summary Datao Gong, Andy Liu, Annie.
CERN, CT Workshop, ID Week, July 2 nd, 2007 Problems and solutions during the integration. Unconformities in the detector Claudia Gemme, CERN - INFN Genova.
Matching monitors for SPS and LHC E. Bravin 31 March 2011.
Pixel power R&D in Spain F. Arteche Phase II days Phase 2 pixel electronics meeting CERN - May 2015.
1 Calorimeters LED control LHCb CALO meeting Anatoli Konoplyannikov /ITEP/ Status of the calorimeters LV power supply and ECS control Status of.
Links from experiments to DAQ systems Jorgen Christiansen PH-ESE 1.
A high speed serializer ASIC for ATLAS Liquid Argon calorimeter upgrade Tiankuan Liu On behalf of the ATLAS Liquid Argon Calorimeter Group Department of.
1 The Link-On-Chip (LOC) Project at SMU 1.Overview. 2.Status 3.Current work on LOCs6. 4.Plan and summary Jingbo Ye Department of Physics SMU Dallas, Texas.
1 Preparation to test the Versatile Link in a point to point configuration 1.Versatile Link WP 1.1: test the Versatile Link in a point to point (p2p) configuration.
Optical Readout Interface (ORI)
Dirk Wiedner 16 th February OT/ITCALO MUON RICH1/TT RICH2 +TFC system.
High speed signal transmission Jan Buytaert. Topics Electrical standards: CML,LVDS, SLVS Equalization. Testbench of a readout slice. Vacuum feed-throughs.
11 Apr The Versatile Link Project CERN CERN Jan Troska, Francois Vasey, et al. Jan Troska, Francois Vasey, et al. Oxford Oxford.
J. Ye SMU Joint ATLAS-CMS Opto-electronics working group, April 10-11, 2008 CERN 1 Test Results on LOC1 and Design considerations for LOC2 LOC1 test results:
March 14, 2016 Report on SMU R&D work1 Link-On-Chip (LOC) 1st Prototype  Status:  Prototype chip with the clock unit (PLL), serializer, laser driver,
Geoff HallLECC LHC detector upgrades Introductory comments on electronic issues Organisation of this short session.
1 Back-Of-Crate : BOC Status Oct, 2002 BOC is the optical fibre interface for the ROD Receives module control data from ROD, performs clock-data encoding,
5 Gbps J. SMU 1 A Serializer for LAr Front-end electronics upgrade 1.Requirements and design philosophy. 2.Key features of the serializer.
Rutherford Appleton Laboratory September 1999Fifth Workshop on Electronics for LHC Presented by S. Quinton.
Performance characteristics of COTS 10Gb/s Optical Links for SLHC Experiments Jan Troska, Markus Axer, Karl Gill, Robert Grabit, Raquel Macias Jareno,
Upgrade of the TileCAL LVPS System Gary Drake Argonne National Laboratory, USA In Collaboration with The University of Chicago CERN Feb. 25, 2009 ATLAS.
1 Test Beam with Hybrid 6 Florian Lütticke for the Testbeam Crew Bonn University 7th Belle II VXD Workshop and 18th International Workshop on DEPFET Detectors.
1 Status report on the LAr optical link 1.Introduction and a short review. 2.The ASIC development. 3.Optical interface. 4.Conclusions and thoughts Jingbo.
August 24, 2011IDAP Kick-off meeting - TileCal ATLAS TileCal Upgrade LHC and ATLAS current status LHC designed for cm -2 s 7+7 TeV Limited to.
1 ASIC Development for High Speed Serial Data Transmission from Detector Front-end to the Back-end 1.Overview. 2.Test results of LOCs1, a 5 Gbps 16:1 serializer.
Jitter and BER measurements on the CuOF prototype G. Dellacasa, G. Mazza – INFN Torino CMS Muom Barrel Workshop CERN, February 25th, 2011.
LECC2003: The 96 Chann FED Tester: Greg Iles30 September The 96 channel FED Tester Outline: (1) Background (2) Requirements of the FED Tester (3)
The trigger-less readout for the Mu3e experiment Dirk Wiedner On behalf of the Mu3e collaboration 31 March 20161Dirk Wiedner.
1 Roger Rusack The University of Minnesota. Projects  Past Projects  11,000 channels of 0.8 Gbs for the CMS crystal calorimeter readout.  1,500 channels.
Uli Schäfer 1 Mainz R&D activities. Uli Schäfer 2 MZ R&D BLT has been built and tested (backplane transmission only). A few minor issues were found. Possible.
ATLAS Tracker Upgrade Liverpool December '06
The Silicon-on-Sapphire Technology:
ATLAS optical system status, VCSEL failures, analysis and mitigation
Old ROD + new BOC design plans
Presentation transcript:

Opto Working Group Meeting Summary Tuesday 8 March 2011 Tobias Flick and Francois Vasey

Workshop Outline Review the present opto systems situation – Experience with running systems from ATLAS, CMS, LHCb Inform about ongoing opto R&D projects – Environmental resistance tests – Opto ASIC designs and tests – Development projects for LHC upgrades (phase 0, I and II) – Only a short sketch here. Very interesting and open discussion about research status, issues and analysis. Community is growing. – Started with ATLAS/CMS, now includes LHCb and ALICE.

Current Status of running opto systems (1) ATLAS: – Link reliability influenced by severe off-detector VCSEL failures in Pixel and SCT (over 500 dead channels in 2010), and to a lesser extent LArg Calorimeter (46 failures so far) – SCT and Pixel exchanged off-detector lasers fully twice (2009 and then continuously over 2010) – Investigations focus on humidity, using damp heat tests (85°C/85% RH) for different configurations Devices as used, with/without epoxy cover, stored in humid environment, … Characterization studies relying on optical spectra, electroluminescence, EBIC, TEM measurements. Defects visible… – New opto plugins are needed SCT/Pixel: Old style as spares, production on-going SCT/Pixel: New style is under investigation with commercial vendor LArg: Spares available. Strategies for more global replacement under discussion. Problem needs to be understood, not only fixed, in order to influence the QA programme of the next link generation

Current Status of running opto systems (2) LHCb – Observed failures for single channel laser (45) – Started same investigation (spectrum width measurements) as in ATLAS – Vendor is investigating, dislocations can be observed inside the diode bulk.

Current Status of running opto systems (3) CMS – Link systems functioning well. – No systematic issues reported neither by Tk or ECAL (edge emitting laser) nor by HCAL (VCSEL) – Analogue Link monitoring is an asset Tools are maturing in s ynergy with other detector parameters – Temperature, leakage currents, HV Still lots to understand – Methods and analysis – Sensitivity and errors – Physics seems to be more interesting than monitoring the system… Should remember to include long term monitoring capabilities in future systems

Opto R&D (1) CMS Pixel Optohybrid First spin-off from versatile link project Replace front- and backend components to with ones compatible with 320 Mb/s digital operation -> Versatile Link TOSA Prototype POH built, shows promising results Production to be managed by FNAL TTC Passive Optical Network See talk by Sophie Baron CERN group FNAL group CERN group

Opto R&D (2) Freespace Transmission FNAL group

Opto R&D (3) Multichannel PIN Receiver and Laser driver ATLAS Pixel receiver chip updated into 130nm process. Redundancy scheme added: Possible switching to spare channel inside the chip (induced by command from off-detector side) Driver chip also under investigation for multichannel version including redundancy scheme for pixel detector readout (nSQP or phase I upgrade) Ohio group

Opto R&D (4) Link on Chip (multichannel approach) LOCs1: 5 Gb/s 16:1 serializer in 250nm SOS – a 2 channel version is under development (LOCs2) Speed aim is 10 Gbps Currently the high speed parts are under design Silicon on saphire process is intrinsically a high speed process. Process improvements announced for this year (Peregrine/IBM) SMU group PFDCP CML 1/21/2 LVDS to CMOS CMOS 2:1 MUX CML 2:1 MUX CML Driver 16 LVDS CML Gbps LVDS to CMOS CMOS 2:1 MUX CML 2:1 MUX CML Driver BufferLC VCOBuffer Clk, 640 MHz 5.12 GHz 2.56 GHz1.28 GHz640 MHz