Lecture 9 Design of the Computer Instruction Set and the CPU Presented By Dr. Shazzad Hosain Asst. Prof. EECS, NSU.

Slides:



Advertisements
Similar presentations
Register In computer architecture, a processor register is a small amount of storage available on the CPU whose contents can be accessed more quickly than.
Advertisements

Adding the Jump Instruction
Presented By Dr. Shazzad Hosain Asst. Prof. EECS, NSU
Presented By Dr. Shazzad Hosain Asst. Prof. EECS, NSU
COMP 2003: Assembly Language and Digital Logic
MICROPROCESSORS TWO TYPES OF MODELS ARE USED :  PROGRAMMER’S MODEL :- THIS MODEL SHOWS FEATURES, SUCH AS INTERNAL REGISTERS, ADDRESS,DATA & CONTROL BUSES.
CEN 226: Computer Organization & Assembly Language :CSC 225 (Lec#3) By Dr. Syed Noman.
Computer Organization & Assembly Language
Lecture 2 Presented By Dr. Shazzad Hosain Asst. Prof. EECS, NSU.
The processor and main memory chapter 4, Exploring the Digital Domain The Development and Basic Organization of Computers.
The central processing unit and main memory chapter 4, Exploring the Digital Domain The Development and Basic Organization of Computers.
Microprocessor Systems Design I
Dale & Lewis Chapter 5 Computing components. Let’s design a computer Generic CPU with registers −Program counter (PC) – 5 bits (size of addresses) −Instruction.
Introduction to Computer Engineering by Richard E. Haskell Shift and Rotate Instructions Module M16.2 Section 10.3.
INSTRUCTION SET OF MICROPROCESSOR 8085
CPU Fetch/Execute Cycle
An Introduction to 8086 Microprocessor.
Lecture 8 Presented By Dr. Shazzad Hosain Asst. Prof. EECS, NSU.
Lecture 13 Basic I/O Interface
Stack Stack Pointer A stack is a means of storing data that works on a ‘Last in first out’ (LIFO) basis. It reverses the order that data arrives and is.
Types of Registers (8086 Microprocessor Based)
INSTRUCTION SET AND ASSEMBLY LANGUAGE PROGRAMMING
Lecture 10 ALU and Control Unit Design Presented By Dr. Shazzad Hosain Asst. Prof. EECS, NSU.
Lecture 4 Presented By Dr. Shazzad Hosain Asst. Prof. EECS, NSU.
1 Lecture #17 EGR 277 – Digital Logic Reading Assignment: Chapter 6 in Digital Design, 3 rd Edition by Mano Timing Sequences So far we have designed circuits.
Lecture 5 Presented By Dr. Shazzad Hosain Asst. Prof. EECS, NSU.
Digital Logic Structures: Chapter 3 COMP 2610 Dr. James Money COMP
Lecture 14 Basic I/O Interface Presented By Dr. Shazzad Hosain Asst. Prof. EECS, NSU.
Lecture /8088 Hardware Specifications and Memory Interface Presented By Dr. Shazzad Hosain Asst. Prof. EECS, NSU.
COMPUTER ORGANIZATION & ASSEMBLY LANGUAGE LECTURE # 4 BY MUHAMMAD JAFER 1.
Lecture 11 ALU and Control Unit Design Presented By Dr. Shazzad Hosain Asst. Prof. EECS, NSU.
Computer Architecture Lecture 11 by Engineer A. Lecturer Aymen Hasan AlAwady 10/3/2014 University of Kufa - Information Technology Research and Development.
Programmable Peripheral Interface Parallel port Interface 8255
COMP 1321 Digital Infrastructure Richard Henson University of Worcester October 2015.
COMP 1321 Digital Infrastructure Richard Henson University of Worcester October 2012.
Lecture 10: Computer Design Basics: The ALU and the Shifter Soon Tee Teoh CS 147.
Computer Organization CS345 David Monismith Based upon notes by Dr. Bill Siever and notes from the Patterson and Hennessy Text.
Lecture 6 Presented By Dr. Shazzad Hosain Asst. Prof. EECS, NSU.
Computer and Information Sciences College / Computer Science Department CS 206 D Computer Organization and Assembly Language.
Riyadh Philanthropic Society For Science Prince Sultan College For Woman Dept. of Computer & Information Sciences CS 251 Introduction to Computer Organization.
Microprocessors CSE- 341 Dr. Jia Uddin Assistant Professor, CSE, BRAC University Dr. Jia Uddin, CSE, BRAC University.
ΜComputer Structure μProcessor Memory Bus System I/O Ports.
Computing Science Computer Structure: Lesson 1: Processor Structure
COMP 1321 Digital Infrastructure
Introduction to 8086 Microprocessor
8086 Microprocessor.
COURSE OUTCOMES OF MICROPROCESSOR AND PROGRAMMING
Lecture on Microcomputer
Microprocessor Systems Design I
Lecture 4 Control Flow Structures (LOOPS)
ADDRESSING MODES.
Intel 8088 (8086) Microprocessor Structure
Homework Reading Continue work on mp1
CS-401 Computer Architecture Assembly Language Programming
Calculator in assembly language
CS149D Elements of Computer Science
Intel 8088 (8086) Microprocessor Structure
8086 Registers Module M14.2 Sections 9.2, 10.1.
Morgan Kaufmann Publishers Computer Organization and Assembly Language
COMP 1321 Digital Infrastructure
COMP 1321 Digital Infrastructure
Shift & Rotate Instructions)
CNET 315 Microprocessor & Assembly Language
Computer Architecture CST 250
The ARM Instruction Set
Unit-I 80386DX Architecture
COMP 1321 Digital Infrastructure
Process.
Computer Concept and Practice
The state in a stored-program digital computer
Presentation transcript:

Lecture 9 Design of the Computer Instruction Set and the CPU Presented By Dr. Shazzad Hosain Asst. Prof. EECS, NSU

Design of the Computer Instructions

Registers/ Addresses Numbers AL000 AH001 BL010 BH011 CL100 CH101 DL110 DH111 MOVEAL, AH ADDBL, CL INCAH JMP , , , XXX 111XXX, XXX 1.Two address instructions 2.Each address requires three bits 3.Instructions require three bits Total = = 9 bit ≈ 2 byte Find the optimum one

Example 1 Let you are designing two address instructions for a microprocessor. You have 20 different instructions and your addressable memory is 128 bytes. What will the minimum length of your instructions? ItemBits 20 different Instructions5 128 different memories (1 st )7 128 different memories (2 nd )7 Total19 No of bytes are: 3

Example 2 Let you are designing three address instructions for a microprocessor. You have 64 different instructions and your addressable memory is 1MB. What will the minimum length of your instructions? ItemBits 64 different Instructions6 1 MB (1 st, 2 nd, 3 rd )20 x 3 = 60 Total66 No of bytes are: 9

Design of the CPU CPU / Microprocessor contains three elements – Registers – The ALU – The Control Unit

Register Design General purpose register stores address/data A computer can also execute instructions to perform shift operations We will design a shifter

Shifter Design

y3y3 y2y2 y1y1 y0y0 __ OE S1S0S1S0 4-input MUX i 3 i 2 i 1 i 0 i -1 i -2 i -3

y3y3 y2y2 y1y1 y0y0 __ OE S1S0S1S0 4-input MUX i 3 i 2 i 1 i 0 i -1 i -2 i -3 Alternative Design

Design Left Rotator Using Left Shifter

y 15 y 14 y 13 y 12 y 11 y 10 y 9 y 8 y 7 y 6 y 5 y 4 y 3 y 2 y 1 y 0 __ OE S1S0S1S0 X 15 X 14 X 13 X 12 X 11 X 10 X 9 X 8 X 7 X 6 X 5 X 4 X 3 X 2 X 1 X 0

References Chapter 7, Fundamental of Digital Logic and Microcomputer Design – by M. Rafiquzzaman