Gueorgui ANTCHEV PH-TOT TOTEM Collaboration Meeting – December 2008 1 TOTFED – TOTEM Front End Driver VME64x Host Board OptoRX Firmware.

Slides:



Advertisements
Similar presentations
12-18 September 2005Gueorgui ANTCHEV 1 A data readout module for the TOTEM experiment Anelli G. 1, Antchev G. 1, 2, Aspell P. 1, Chalmet P. 3, Da Silva.
Advertisements

On the development of the final optical multiplexer board prototype for the TileCal experiment V. González Dep. of Electronic Engineering University of.
TileCal Optical Multiplexer Board 9U VME Prototype Cristobal Cuenca Almenar IFIC (Universitat de Valencia-CSIC)
CMS Week Sept 2002 HCAL Data Concentrator Status Report for RUWG and Calibration WG Eric Hazen, Jim Rohlf, Shouxiang Wu Boston University.
Astronomical Array Control & Acquisition System at NAOC Zhaowang Zhao Binxun Ye Research Labs for Astronomy National Astronomical Observatories, Chinese.
Status of the Optical Multiplexer Board 9U Prototype This poster presents the architecture and the status of the Optical Multiplexer Board (OMB) 9U for.
Uli Schäfer 1 JEM: Status and plans JEM1.2 Status Test results Plans.
HCAL FIT 2002 HCAL Data Concentrator Status Report Gueorgui Antchev, Eric Hazen, Jim Rohlf, Shouxiang Wu Boston University.
Uli Schäfer 1 JEM1: Status and plans power Jet Sum R S T U VME CC RM ACE CAN Flash TTC JEM1.0 status JEM1.1 Plans.
Kabuki 2800 “a real-time digital audio effects system for performance” team “Big Country” presents ECEN4610 Preliminary Design Review 14 September 2006.
Fabrication & Assembly of Opto-Rx12 Modules for CMS- Preshower S. K. Lalwani Electronics Division Bhabha Atomic Research Centre Mumbai –
DAQ Status. F.S. Cafagna, Coll. Meeting 16 March Hardware  In 555, one equipped crate for VME readout  top crate  9U crate  Power Supply 
TID and TS J. William Gu Data Acquisition 1.Trigger distribution scheme 2.TID development 3.TID in test setup 4.TS development.
Normal text - click to edit RCU – DCS system in ALICE RCU design, prototyping and test results (TPC & PHOS) Johan Alme.
CMS Annual Review September 2004Geoff Hall1 Tracker Off-detector Electronics On-detector electronics production approaching completion procuring spares.
Tuesday September Cambridge1 GDCC “next replacement of the LDA” Franck GASTALDI.
Saverio Minutoli INFN Genova 1 1 T1 Electronic status Electronics Cards involved: Anode Front End Card Cathode Front End Card Read-Out Control card VFAT.
LNL 1 SLOW CONTROLS FOR CMS DRIFT TUBE CHAMBERS M. Bellato, L. Castellani INFN Sezione di Padova.
RCU Status 1.RCU design 2.RCU prototypes 3.RCU-SIU-RORC integration 4.RCU system for TPC test 2002 HiB, UiB, UiO.
Status of Global Trigger Global Muon Trigger Sept 2001 Vienna CMS-group presented by A.Taurok.
11 October 2002Matthew Warren - Trigger Board CDR1 Trigger Board CDR Matthew Warren University College London 11 October 2002.
23 February 2004 Christos Zamantzas 1 LHC Beam Loss Monitor Design Considerations: Digital Parts at the Tunnel Internal Review.
Saverio MINUTOLITOTEM Trigger Meeting 12 January ~6k wires VFAT2 CSC T1 ARM 1 8 x ~6k wires VFAT2 CSC T1 ARM 1 8 x2 1 x2x15 30 T1 TRG_TOTFED.
Gueorgui ANTCHEVPrague 3-7 September The TOTEM Front End Driver, its Components and Applications in the TOTEM Experiment G. Antchev a, b, P. Aspell.
1 Pulsar Design Mircea Bogdan Level 2 Pulsar - Production Readiness Review Friday, Nov.7, 2003.
1 VeLo L1 Read Out Guido Haefeli VeLo Comprehensive Review 27/28 January 2003.
DAQMB Production Status S. Durkin The Ohio State University Florida EMU Meeting 2004.
FED Overview VME-FPGA TTCrx BE-FPGA Event Builder Buffers FPGA Configuration Compact Flash Power DC-DC DAQ Interface 12 Front-End Modules x 8 Double-sided.
Instrumentation DepartmentCCLRC Rutherford Appleton Laboratory28 March 2003 FED Project Plan 2003 FED Project aiming to satisfy 2 demands/timescales: Module.
FED RAL: Greg Iles5 March The 96 Channel FED Tester What needs to be tested ? Requirements for 96 channel tester ? Baseline design Functionality.
CYPRESS SEMICONDUCTOR. 2 Cypress Confidential QDR Class vs DDR III (DRAM) 8 8 DDR3 SDRAM QDR2+ SRAM Multiplexed Address Bus (Row &
Status of NA62 straw electronics Webs Covers Services Readout.
John Coughlan Tracker Week October FED Status Production Status Acceptance Testing.
16th July 2003Tracker WeekJohn Coughlan et. al.FED-UK Group Final FED Progress Report CMS Tracker Week 16th July 2003.
Tracker Week October CCLRC, Rutherford Appleton Laboratory, Oxon, UK Imperial College, London, UK Brunel University,
TEL62 status and plans Elena Pedreschi INFN-Pisa Thursday 08 September 2011 TDAQ WG Meeting at Mainz University.
PXI Systems - Discussions Gueorgui ANTCHEV / EP-ESSEPTAB Meeting February 2003Slide 1 of 3 PXI = Compact PCI + eXtensions for Instrumentation PXI is an.
CSC Muon Sorter M. Matveev Rice University January 7, 2003.
CERN, 18 december 2003Coincidence Matrix ASIC PRR Coincidence ASIC modifications E.Petrolo, R.Vari, S.Veneziano INFN-Rome.
Tracker Week 21st April CCLRC, Rutherford Appleton Laboratory, Oxon, UK Imperial College, London, UK.
24th October 2003 M. Noy, Imperial College London0 M. Noy FED Project Status.
CALO DCS upgrade A. Konoplyannikov, M. Soldatov, A. Ostankov, Yu. Guz (IHEP, Protvino) V. Kudryavtsev (BINP, Novosibirsk)
JRA-1 Meeting, Jan 25th 2007 A. Cotta Ramusino, INFN Ferrara 1 EUDRB: A VME-64x based DAQ card for MAPS sensors. STATUS REPORT.
Ervin DÉNES Collab Meeting, 23 – Emulating TOTEM Front-End Driver for trackerDAQ sw.
Gueorgui ANTCHEV PH-TOT TOTEM Collaboration Meeting – December TOTFED – Firmware (1) Firmware: - 3 different ALTERA FPGA’s Cyclone Stratix Stratix.
VME64x Digital Acquisition Board (TRIUMF-DAB) Designed to handle 2 channels of 12-bit 40MHz Data Will be used for both the LTI & LHC beam position system.
Gueorgui ANTCHEV PH-TOT TOTEM Collaboration Meeting – March TOTEM System in H8 - Overview, Block Diagram and Main Characteristics Applications -
Saverio MINUTOLITOTEM Electronics W.G., 9 December T1 electronics status.
Mu2e NA62 TEL62 & TDCB repairs Radiation effects in TEL62 Franco Spinella 16/12/2015.
CPT week May 2003Dominique Gigi CMS DAQ 1.Block diagram 2.Form Factor 3.Mezzanine card (transmitter SLINK64) 4.Test environment 5.Test done 1.Acquisition.
TDC/TEL62 update M. Sozzi NA62 TDAQ WG meeting Bruxelles – 9/9/2010.
Rutherford Appleton Laboratory September 1999Fifth Workshop on Electronics for LHC Presented by S. Quinton.
ESDG Mtg 15th April CMS-FED Production FEDv1 Productions Jan 2003 : 2 boards. Working. June 2003 : 3.
E. Hazen - DTC1 DAQ / Trigger Card for HCAL SLHC Readout E. Hazen - Boston University.
LECC2003: The 96 Chann FED Tester: Greg Iles30 September The 96 channel FED Tester Outline: (1) Background (2) Requirements of the FED Tester (3)
Walter Snoeys – CERN – PH – ESE – ME –TOTEM June 2008 Electronics WG Report TOTEM Electronics’ Status.
DAQ / Trigger Card for HCAL SLHC Readout E. Hazen - Boston University
Firmware development for the AM Board
Status of NA62 straw readout
Development of the CMS Silicon Strip Tracker Readout
The Totem trigger architecture The LONEG firmware archtecture
Production Firmware - status Components TOTFED - status
CCS Hardware Test and Commissioning Plan
ALICE Trigger Upgrade CTP and LTU PRR
HCAL Data Concentrator Production Status
Overview of T1 detector T1 is composed by 2 arms
VME64x Digital Acquisition Board
TELL1 A common data acquisition board for LHCb
Remote System Update Example Design for Cyclone IV GX Transceiver Starter Board April 23rd, 2015 (Rev 1.0)
Presentation transcript:

Gueorgui ANTCHEV PH-TOT TOTEM Collaboration Meeting – December TOTFED – TOTEM Front End Driver VME64x Host Board OptoRX Firmware

Gueorgui ANTCHEV PH-TOT TOTEM Collaboration Meeting – December TOTFED – Status (1) VME64x Host Board: - 90 produced in PCB Technology Israel (lead free soldering) - 4 pre-series + 47 first batch delivered to CERN, all tested again and 36 equipped with mechanics: - 3 failed the acceptance test in the Lab then: - 9 delivered to TOTEM using in (Lab, H8, IP5, T1, T2); - 12 for TOTEM are in Lab 555 – for mechanics; - 24 delivered to CMS-ES: - 7 returned as bad after a few weeks of using - 1 delivered to Castor; - 18 second batch – expected from PCB

Gueorgui ANTCHEV PH-TOT TOTEM Collaboration Meeting – December TOTFED – Status (2) High rate of failed cards!!! - Study of the problem was done – why, where, what? - From PCB Israel we received a letter saying: … Final QC revealed some mis-soldering in few boards (visually inspected) which might be suspected as a process problem. The boards were electrically tested and a high rate of failure was observed. We found around 40 boards failed during functional testing. The main reason is related to some kind of contamination on the pads which reduced solderablity. Unfortunately this failure mode cannot be detected by using X-RAY machine… - We asked for more investigation, then - One board was cut on the BGA pin which shows error

Gueorgui ANTCHEV PH-TOT TOTEM Collaboration Meeting – December TOTFED – Status (3) BGA ball PCB pad Chip FPGA Crack

Gueorgui ANTCHEV PH-TOT TOTEM Collaboration Meeting – December TOTFED – Status (4) BGA ball PCB pad Crack

Gueorgui ANTCHEV PH-TOT TOTEM Collaboration Meeting – December TOTFED – Status (5) What next: - PCB Israel will reproduce all cards using lead non-free soldering at their own costs: - expensive components will be recovered from the old cards; - few cheaper components to be ordered; - Extensive use of all available VME64x Host Boards is required

Gueorgui ANTCHEV PH-TOT TOTEM Collaboration Meeting – December TOTFED – Status (6) OptoRX12 – V4: - 37 (3 ver ver.4.1 ) received from CMS-ES - 5 used on TOTFED (Lab, H8, IP5, T1, T2)

Gueorgui ANTCHEV PH-TOT TOTEM Collaboration Meeting – December TOTFED – Firmware (1) Firmware: - 3 different ALTERA FPGA’s Cyclone Stratix Stratix II GX - up to now 4 different FPGA’s designs: “VME64x Controller” “MAIN Controller” 1 to 3 “MERGER Controller” “OptoRX Controller” – see Michele slides

Gueorgui ANTCHEV PH-TOT TOTEM Collaboration Meeting – December TOTFED – Firmware (2) “VME64x Controller” - Version 07 on SVN - VME Main Controller - VME64x complaint device - Primary Local Bus Controller - 32bit Data, 20 bit Address and Control - Secondary Local Bus Controller - 32bit Data/Address Multiplexed and Control - used for optional MFEC module - FPGAs Page Reload interface - JTAG Controller - From VME64 bus for remote programming - Trigger Timing Control (TTC) interface - Trigger Throttling System (TTS) interface - I2C Interface for TTCrx chip control – need programming - Board ID - Temperatures

Gueorgui ANTCHEV PH-TOT TOTEM Collaboration Meeting – December TOTFED – Firmware (2) “MAIN Controller” 1 to 3 - Version 07 on SVN “MERGER Controller”- Version 07 under test - INPUT SPY Buffer - Parallel MHz SPY Data Buffer - 6 x 32bit FIFOs for VME readout (or 12 x 16bit) - MEMORY Interface Controller - Flow-Through SRAM 18-Mbit (512K x 36) - 3 chips for 96bit 80MHz - Firmware Version - Local Bus Interface - 32bit Data, 20 bit Address and Control - USB 2.0 Interface controller - High-Speed USB Interface Device CY7C68001 chip - enumeration only - Interconnect Bus - 64 bit between every MAIN Controller and MERGER Controller - Trigger Throttling System (TTS) interface - S-Link64 Interface Controller (for MERGER only) - 64bit Parallel Data Bus and Control on P2 connector - Interface to OptoRX12 – only for MAINs - 16bit Data, 20 bit Address and Control