Quantum Circuit Simplification Using Templates D. Maslov - University of Victoria, Canada G. W. Dueck - UNB, Canada C. Young - University of Victoria,

Slides:



Advertisements
Similar presentations
Quantum Circuit Decomposition
Advertisements

©2004 Brooks/Cole FIGURES FOR CHAPTER 10 INTRODUCTION TO VHDL Click the mouse to move to the next page. Use the ESC key to exit this chapter. This chapter.
Combinational Circuits. Analysis Diagram Designing Combinational Circuits In general we have to do following steps: 1. Problem description 2. Input/output.
Realization of Incompletely Specified Reversible Functions Manjith Kumar Ying Wang Natalie Metzger Bala Iyer Marek Perkowski Portland Quantum Logic Group.
Designing Oracles for Grover Algorithm
GF(4) Based Synthesis of Quaternary Reversible/Quantum Logic Circuits
A Transformation Based Algorithm for Reversible Logic Synthesis D. Michael Miller Dmitri Maslov Gerhard W. Dueck Design Automation Conference, 2003.
Dec. 19, 2005ATS05: Agrawal and Doshi1 Concurrent Test Generation Auburn University, Department of Electrical and Computer Engineering Auburn, AL 36849,
Concurrent Test Generation Auburn University, Department of Electrical and Computer Engineering Auburn, AL 36849, USA Vishwani D. Agrawal Alok S. Doshi.
Two-Qubit Quantum Circuits Vivek V. Shende Igor L. Markov Stephen S. Bullock.
Reducing Multi-Valued Algebraic Operations to Binary J.-H. Roland Jiang Alan Mishchenko Robert K. Brayton Dept. of EECS University of California, Berkeley.
Derivatives of Perkowski’s Gate k f2 g h t t De Vos gates  f1f1  A B P Q Feynman gates A B P f 2f 2  C Q R Toffoli gates Q P f 2 A C R B S D 0.
Reversible Circuit Synthesis Vivek Shende & Aditya Prasad.
Introduction to Reversible Ckts Igor Markov University of Michigan Electrical Engineering & Computer Science.
How to realize many-input AND gates a 0 d c b X ab abc  X 0 acd  abc  X 0 cd We need just one row to create all three-input ANDs.
April 25, A Constructive Group Theory based Algorithm for Reversible Logic Synthesis.
“Both Toffoli and CNOT need little help to do universal QC” (following a paper by the same title by Yaoyun Shi) paper.
Classical and Quantum Circuit Synthesis An Algorithmic Approach.
Symbolic Reduction of Quantum Circuits. Motivation In classical computation, it is desirable to find a “minimal” circuit to compute a given function In.
Minimization Techniques for Reversible Logic Synthesis.
An Arbitrary Two-qubit Computation in 23 Elementary Gates or Less Stephen S. Bullock and Igor L. Markov University of Michigan Departments of Mathematics.
A Fault-tolerant Architecture for Quantum Hamiltonian Simulation Guoming Wang Oleg Khainovski.
Introduction to Quantum logic (2) Yong-woo Choi.
|x1 |x1 (a) |x2 |x2 | x1 x2  y |y |x |x (b) | x  y |y
Lec 17 : ADDERS ece407/507.
USING SAT-BASED CRAIG INTERPOLATION TO ENLARGE CLOCK GATING FUNCTIONS Ting-Hao Lin, Chung-Yang (Ric) Huang Graduate Institute of Electrical Engineering,
©2003/04 Alessandro Bogliolo Background Information theory Probability theory Algorithms.
Outline Main result Quantum computation and quantum circuits Feynman’s sum over paths Polynomials QuPol program “Quantum Polynomials” Quantum polynomials.
Quine-McCluskey Computer Organization I 1 March 2010 © McQuain Introduction Recall that the procedure we've seen for forming a Boolean function.
Chapter 4 The Building Blocks: Binary Numbers, Boolean Logic, and Gates.
1 Cost Metrics for Reversible and Quantum Logic Synthesis Dmitri Maslov 1 D. Michael Miller 2 1 Dept. of ECE, McGill University 2 Dept. of CS, University.
Inverses and Systems Section Warm – up:
« Pruning Policies for Two-Tiered Inverted Index with Correctness Guarantee » Proceedings of the 30th annual international ACM SIGIR, Amsterdam 2007) A.
MA/CSSE 473 Day 23 Transform and Conquer. MA/CSSE 473 Day 23 Scores on HW 7 were very high (class average was 93%). Good job! (Score was not included.
1 Introduction to Quantum Information Processing CS 467 / CS 667 Phys 467 / Phys 767 C&O 481 / C&O 681 Richard Cleve DC 653 Course.
Digital Electronics Lecture 4 Simplification using Boolean Algebra, Combinational Logic Circuit Design.
Digital Electronics Lecture 6 Combinational Logic Circuit Design.
Optimal digital circuit design Mohammad Sharifkhani.
1 Introduction to Quantum Information Processing CS 467 / CS 667 Phys 467 / Phys 767 C&O 481 / C&O 681 Richard Cleve DC 3524 Course.
1 hardware of quantum computer 1. quantum registers 2. quantum gates.
1 A Novel Synthesis Algorithm for Reversible Circuits Mehdi Saeedi, Mehdi Sedighi*, Morteza Saheb Zamani {msaeedi, msedighi, aut.ac.ir.
1 Lecture 6 BOOLEAN ALGEBRA and GATES Building a 32 bit processor PH 3: B.1-B.5.
PARALLEL FREQUENCY RADAR VIA COMPRESSIVE SENSING
ELE 523E COMPUTATIONAL NANOELECTRONICS
Computer Science 101 More Devices: Arithmetic. From 1-Bit Equality to N-Bit Equality = A B A = B Two bit strings.
Generating Toffoli Networks from ESOP Expressions Yasaman Sanaee Winter 2009 University of New Brunswick.
Uniformly-switching Logic for Cryptographic Hardware D. Maslov - University of Victoria, Canada I. L. Markov - University of Michigan, USA.
Synthesis of the Optimal 4-bit Reversible Circuits Dmitri Maslov (spkr) University of Waterloo Waterloo, ON, Canada Oleg GolubitskySean Falconer Stanford.
On the Complexity of Manipulating Quantum Boolean Circuits Vincent Liew.
EE115C – Spring 2010 Digital Electronic Circuits Presentation Template.
Potential Driven Flows Through Bifurcating Networks Aerospace and Mechanical Engineering Graduate Student Conference October, 2006 Jason Mayes.
Garbage in Reversible Designs of Multiple Output Functions
CLASSICAL LOGIC SRFPGA layout With I/O pins.
Optimization of Quantum Circuits for Interaction Distance in
WCCI, Vancouver, Canada July 20, 2006 Level Compaction in Quantum Circuits D. Maslov - University of Waterloo, Canada G. W. Dueck - University of New Brunswick,
11.3 Solving Radical Equations Definitions & Rules Simplifying Radicals Practice Problems.
Templates for Toffoli Network Synthesis by Dmitri Maslov Gerhard W. Dueck Michael D. Miller.
BDD-based Synthesis of Reversible Logic for Large Functions Robert Wille Rolf Drechsler DAC’09 Presenter: Meng-yen Li.
Instructor: Oluwayomi Adamo Digital Systems Design.
A Synthesis Method for MVL Reversible Logic by 1 Department of Computer Science, University of Victoria, Canada M. Miller 1, G. Dueck 2, and D. Maslov.
D. Cheung – IQC/UWaterloo, Canada D. K. Pradhan – UBristol, UK
Exclusive OR Gate.
Development using This presentation shows the steps required in ENIGMA to create a Program for inclusion into a Demonstration system. Once the program.
Fredkin/Toffoli Templates for Reversible Logic Synthesis
Logarithms and Logarithmic Functions
دانشگاه شهیدرجایی تهران
A Ridiculously Brief Overview
ELEC 6970: Low Power Design Class Project By: Sachin Dhingra
تعهدات مشتری در کنوانسیون بیع بین المللی
Introduction to Quantum logic (2)
Presentation transcript:

Quantum Circuit Simplification Using Templates D. Maslov - University of Victoria, Canada G. W. Dueck - UNB, Canada C. Young - University of Victoria, Canada D. M. Miller - University of Victoria, Canada

Outline - Background - The templates (definition, application) - Results - Future work page 1/11 DATE, Munich, Germany March 10, 2005

Background page 2/11 DATE, Munich, Germany March 10, 2005 NOT CNOT (Feynman) InOut InOut A quantum circuit is composed of gates arranged in a cascade: …

Background page 3/11 DATE, Munich, Germany March 10, 2005 V Iff control value is 1, the target is changed according to. In practice, controlled-V gates are used w/Boolean controls. InOut v0 1 1 v1 InOut 0 v0 0 v1 1 v01 1 v11 0 and

Background page 4/11 DATE, Munich, Germany March 10, 2005 V+V+ Controlled-V+ is the inverse of controlled- V. - Set of gates: NOT, CNOT, controlled-V and controlled-V+ is complete. - Set of gates NOT and controlled-V is complete. - Controlled-V is complete on its own. With the addition of a constant line:

The Templates: Definition page 5/11 DATE, Munich, Germany March 10, 2005 Observation 1. If one has a circuit equality then the gates satisfy the equation Observation 3. If, then Observation 2. For each circuit and for any parameter p,.

The Templates: Definition page 6/11 DATE, Munich, Germany March 10, 2005 A size m template is a cascade of m gates that realizes the identity function. Any template T of size m should be independent of smaller size templates, i.e. application of smaller templates does not decrease the number of gates in T or make it equal to another template. Given G 0 G 1 …G m-1, a template of size m, its application for parameter p, is: - for

The Templates: Definition page 7/11 DATE, Munich, Germany March 10, 2005 A B C D E F G Example. Template ABCDEFG. p=4. Starting gate B. Direction: backward. B -1 B A -1 A G -1 G F -1 F C C D D E E

Quantum Gate Templates page 8/11 DATE, Munich, Germany March 10, 2005 Gate-inverse rule. Moving rule. Gate G 1 with control c 1 and target t 1 passes gate G 2 with c 2, t 2 iff Other templates:

The Templates: Application page 9/11 DATE, Munich, Germany March 10, 2005 Similar to the string matching methods in bioinformatics… V V+V+ V+V+V V+V+ V

The Templates: Application page 9/11 DATE, Munich, Germany March 10, 2005 Similar to the string matching methods in bioinformatics… V V+V+ V+V+ VV+V+ V

The Templates: Application page 9/11 DATE, Munich, Germany March 10, 2005 Similar to the string matching methods in bioinformatics… V+V+ V V V+V+

The Templates: Application page 9/11 DATE, Munich, Germany March 10, 2005 Similar to the string matching methods in bioinformatics… V+V+ V V V+V+

The Templates: Application page 9/11 DATE, Munich, Germany March 10, 2005 Similar to the string matching methods in bioinformatics… V+V+ V V V+V+

Results page 10/11 DATE, Munich, Germany March 10, 2005 Size m+1 Toffoli gates in simulation requiring m-2 auxiliary bits simplified from 16m-32 to 12m-22. Size m+1 Toffoli gates in simulation requiring a single auxiliary bit simplified from 32m-64 to 24m-64. NameCost beforeOptimized 4mod5139 5mod58045 full adder12(8)6 mod1024adder rd538668

Future Work DATE, Munich, Germany March 10, 2005 Find more templates and construct complete sets of templates of small size. Extend our work to support other gate bases. page 11/11 Optimize critical path in the circuit using the templates (gate level compaction). Find better algorithms for large Toffoli gate decomposition into the elementary quantum.

END Thank you for your attention! Quantum Circuit Simplification Using Templates