Presentation is loading. Please wait.

Presentation is loading. Please wait.

Robust Low Power VLSI R obust L ow P ower VLSI Using Module Compiler to build FPGA Structures Seyi Ayorinde ECE 6505.

Published byColleen Wilkinson Modified over 8 years ago

Similar presentations

Presentation on theme: "Robust Low Power VLSI R obust L ow P ower VLSI Using Module Compiler to build FPGA Structures Seyi Ayorinde ECE 6505."— Presentation transcript:

1 Robust Low Power VLSI R obust L ow P ower VLSI Using Module Compiler to build FPGA Structures Seyi Ayorinde ECE 6505

2 Robust Low Power VLSI Outline  Architectures  FPGA  Look-Up Table (LUT)  Configurable Logic Block (CLB)  Switch Box  Using Module Compiler  Approach  Challenges 2

3 Robust Low Power VLSI Architecture - FPGA 3 http://chipdesignmag.com/images/articles/16/zeidman_figure2.gif

4 Robust Low Power VLSI Architecture - LUTs 4

5 Robust Low Power VLSI Architecture – CLB 5 http://www.eecg.utoronto.ca/vpr/images/pl_ble_internals.jpg For the purposes of this project, 1 BLE = 1 CLB (no clustering)

6 Robust Low Power VLSI Architecture – Connectivity to Interconnect 6 http://www.eecg.toronto.edu/~vaughn/challenge/Fc.gif

7 Robust Low Power VLSI Architecture – Switch Matrix 7 http://www.eecg.toronto.edu/~vaughn/challenge/switch_box.gif

8 Robust Low Power VLSI Project Architecture  100 CLBs  10 x 10 Array  4-Input LUTs  No Clustering  Channel Width – 4  Reconfigurable Switch – Mux 8

9 Robust Low Power VLSI Mini-Example 9

10 Robust Low Power VLSI Approach  Module Compiler – Relative Placement  Places portions of the design in specific areas relative to each other  Uses a grid of rows and columns  (0,0) is bottom left corner 10

11 Robust Low Power VLSI Acronyms  HC and VC – Horizontal and Vertical Channels  SM – Switch Matrix  CLB – Configurable Logic Block 11

12 Robust Low Power VLSI Relative Placement for FPGA 12 SM (7,1) HC (7,2) SM (7,3) HC (7,4) SM (7,5) HC (7,6) SM (7,7) PAD (2,0 VC (6,1) CLB (6,2) VC (6,3) CLB (6,4) VC (6,5) CLB (6,6) VC (6,7) SM (5,1) HC (5,2) SM (5,3) HC (5,4) SM (5,5) HC (5,6) SM (5,7) PAD (2,0 VC10 (4,1) CLB (4,2) VC11 (4,3) CLB (4,4) VC (4,5) CLB (4,6) VC (4,7) SM10 (3,1) HC10 (3,2) SM11 (3,3) HC11 (3,4) SM (3,5) HC (3,6) SM (3,7) PAD (2,0) VC00 (2,1) CLB (2,2) VC01 (2,3) CLB (2,4) VC (2,5) CLB (2,6) VC (2,7) SM00 (1,1) HC00 (1,2) SM01 (1,3) HC01 (1,4) SM (1,5) HC (1,6) SM (1,7) (0,0)PAD (0,2) PAD (0,4) PAD (0,6)

13 Robust Low Power VLSI Relative Placement for FPGA 13 SM (7,1) HC (7,2) SM (7,3) HC (7,4) SM (7,5) HC (7,6) SM (7,7) PAD (6,0) VC (6,1) CLB (6,2) VC (6,3) CLB (6,4) VC (6,5) CLB (6,6) VC (6,7) SM (5,1) HC (5,2) SM (5,3) HC (5,4) SM (5,5) HC (5,6) SM (5,7) PAD (4,0) VC (4,1) CLB (4,2) VC (4,3) CLB (4,4) VC (4,5) CLB (4,6) VC (4,7) SM (3,1) HC (3,2) SM (3,3) HC (3,4) SM (3,5) HC (3,6) SM (3,7) PAD (2,0) VC (2,1) CLB (2,2) VC (2,3) CLB (2,4) VC (2,5) CLB (2,6) VC (2,7) SM (1,1) HC (1,2) SM (1,3) HC (1,4) SM (1,5) HC (1,6) SM (1,7) (0,0)PAD (0,2) PAD (0,4) PAD (0,6)

14 Robust Low Power VLSI Approach  Code has been written to:  Create and place CLBs  Create and place HCs and VCs  Create and place SMs while connecting to HCs and VCs  Connect CLB Output to each channel  Connect CLB Input to each channel  Code needs to be written to:  Create and place I/O Blocks 14

15 Robust Low Power VLSI Possible Issues  MCL Code  Demux function for connecting signal to multiple signals  If/else structure  Wire Directives (making sure vertical wires are vertical, etc.) 15

16 Robust Low Power VLSI (Immediate) Future Work  Add I/O Blocks  Debug Code 16

17 Robust Low Power VLSI Deliverables  MCL Code  Other MC Outputs  Layout file, Report Files, etc.  VHDL Code (Output of Module Compiler)  Schematic View  Layout (?)  Analysis of MC 17

18 Robust Low Power VLSI Questions? 18

Download ppt "Robust Low Power VLSI R obust L ow P ower VLSI Using Module Compiler to build FPGA Structures Seyi Ayorinde ECE 6505."

Similar presentations

Lecture 11-1 FPGA We have finished combinational circuits, and learned registers. Now are ready to see the inside of an FPGA.

Lecture 11-1 FPGA We have finished combinational circuits, and learned registers. Now are ready to see the inside of an FPGA.
ECE 506 Reconfigurable Computing ece. arizona

ECE 506 Reconfigurable Computing ece. arizona
Lecture 15 Finite State Machine Implementation

Lecture 15 Finite State Machine Implementation
1 Programmable Logic. 2 Prgrammable Logic Organization Pre-fabricated building block of many AND/OR gates (or NOR, NAND) Personalized by making or breaking.

1 Programmable Logic. 2 Prgrammable Logic Organization Pre-fabricated building block of many AND/OR gates (or NOR, NAND) "Personalized" by making or breaking.
Digital Design Copyright © 2006 Frank Vahid 1 FPGA Internals: Lookup Tables (LUTs) Basic idea: Memory can implement combinational logic –e.g., 2-address.

Digital Design Copyright © 2006 Frank Vahid 1 FPGA Internals: Lookup Tables (LUTs) Basic idea: Memory can implement combinational logic –e.g., 2-address.
Survey of Reconfigurable Logic Technologies

Survey of Reconfigurable Logic Technologies
Ch.7 Layout Design Standard Cell Design TAIST ICTES Program VLSI Design Methodology Hiroaki Kunieda Tokyo Institute of Technology.

Ch.7 Layout Design Standard Cell Design TAIST ICTES Program VLSI Design Methodology Hiroaki Kunieda Tokyo Institute of Technology.
Programmable Logic Devices

Programmable Logic Devices
FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR SRAM-based FPGA n SRAM-based LE –Registers in logic elements –LUT-based logic element.

FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR SRAM-based FPGA n SRAM-based LE –Registers in logic elements –LUT-based logic element.
Digital Kommunikationselektronik TNE064 Lecture 1 1 TNE064 Digital Communication Electronics Qin-Zhong Ye ITN Linköping University

Digital Kommunikationselektronik TNE064 Lecture 1 1 TNE064 Digital Communication Electronics Qin-Zhong Ye ITN Linköping University
ECE 667 - Synthesis & Verification - Lecture 0 1 ECE 697B (667) Spring 2006 ECE 697B (667) Spring 2006 Synthesis and Verification of Digital Circuits VLSI.

ECE Synthesis & Verification - Lecture 0 1 ECE 697B (667) Spring 2006 ECE 697B (667) Spring 2006 Synthesis and Verification of Digital Circuits VLSI.
Lecture 26: Reconfigurable Computing May 11, 2004 ECE 669 Parallel Computer Architecture Reconfigurable Computing.

Lecture 26: Reconfigurable Computing May 11, 2004 ECE 669 Parallel Computer Architecture Reconfigurable Computing.
ENGIN112 L38: Programmable Logic December 5, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 38 Programmable Logic.

ENGIN112 L38: Programmable Logic December 5, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 38 Programmable Logic.
A Configurable Logic Architecture for Dynamic Hardware/Software Partitioning Roman Lysecky, Frank Vahid* Department of Computer Science and Engineering.

A Configurable Logic Architecture for Dynamic Hardware/Software Partitioning Roman Lysecky, Frank Vahid* Department of Computer Science and Engineering.
The Spartan 3e FPGA. CS/EE 3710 The Spartan 3e FPGA  What’s inside the chip? How does it implement random logic? What other features can you use?  What.

The Spartan 3e FPGA. CS/EE 3710 The Spartan 3e FPGA  What’s inside the chip? How does it implement random logic? What other features can you use?  What.
Evolution of implementation technologies

Evolution of implementation technologies
Multiplexers, Decoders, and Programmable Logic Devices

Multiplexers, Decoders, and Programmable Logic Devices
ECE 331 – Digital System Design Tristate Buffers, Read-Only Memories and Programmable Logic Devices (Lecture #16) The slides included herein were taken.

ECE 331 – Digital System Design Tristate Buffers, Read-Only Memories and Programmable Logic Devices (Lecture #16) The slides included herein were taken.
1 Introduction A digital circuit design is just an idea, perhaps drawn on paper We eventually need to implement the circuit on a physical device –How do.

1 Introduction A digital circuit design is just an idea, perhaps drawn on paper We eventually need to implement the circuit on a physical device –How do.
1. 2 FPGAs Historically, FPGA architectures and companies began around the same time as CPLDs FPGAs are closer to “programmable ASICs” -- large emphasis.

1. 2 FPGAs Historically, FPGA architectures and companies began around the same time as CPLDs FPGAs are closer to “programmable ASICs” -- large emphasis.

Similar presentations

Ads by Google