Download presentation
Presentation is loading. Please wait.
Published byKory Donald Floyd Modified over 9 years ago
1
Atsushi Taketani 2005/06/03 VTX meeting 1 PIXEL BUS status 1.Circuit design 2.Design rule and design 3.Schedule
2
Atsushi Taketani 2005/06/03 VTX meeting 2 Prototype Design Two completely independent bus with two digital pilot, analog pilot, and GOL Readout Chip Sensor Pixel Bus SPIRO Digital Pilot Analog pilot GOL
3
Atsushi Taketani 2005/06/03 VTX meeting 3 Each Readout chip logic diagram for PHENIX PIXEL
4
Atsushi Taketani 2005/06/03 VTX meeting 4 Bus connection to SPIRO logic diagram for PHENIX PIXEL
5
Atsushi Taketani 2005/06/03 VTX meeting 5 Circuit Design A few minor change Value of bias filtering capacitor. ( larger) Number of bypass capacitor ( under discussion )
6
Atsushi Taketani 2005/06/03 VTX meeting 6 Design rule 70 m line width, 50 m space Through hole 50 m diameter and100 m land size. Connection pad 200 m width. Bending radius 20mm. HV bias(<100V) will be isolated from other line.
7
Atsushi Taketani 2005/06/03 VTX meeting 7 Dimensions Bus width 15mm. Length 10cm ( Sensor ) + 15cm(extention)
8
Atsushi Taketani 2005/06/03 VTX meeting 8 Layer 1 and Layer 2 Layer 3 Bus with Sensors extension connection As of May 20, I discussed with SOLITON Co.
9
Atsushi Taketani 2005/06/03 VTX meeting 9 Layout Several iteration of design Final review in next week ( June 9 th )
10
Atsushi Taketani 2005/06/03 VTX meeting 10 Schedule Finalize layout in next week. Cu bus fabrication in a month Al bus for 2 month after Cu bus. After finalize Bus, we will start to design Cu extender with layout engineer.
Similar presentations
© 2025 SlidePlayer.com. Inc.
All rights reserved.