Presentation is loading. Please wait.

Presentation is loading. Please wait.

Dongguk Univ. Seongjoo Lee Circuit Design Towerjazz 0.18um CMOS Process (17.Jul.2014)

Published byEvan Quinn Modified over 9 years ago

Similar presentations

Presentation on theme: "Dongguk Univ. Seongjoo Lee Circuit Design Towerjazz 0.18um CMOS Process (17.Jul.2014)"— Presentation transcript:

1 Dongguk Univ. Seongjoo Lee Circuit Design Towerjazz 0.18um CMOS Process (17.Jul.2014)

2 Dongguk Univ. 1. Circuit Design 2. Next plan

3 Dongguk Univ. 1. Circuit Design 1.1 Current splitter 104.03μm 92.94μm 4-way split current

4 Dongguk Univ. Target 1.1 Current splitter 1. Circuit Design Current saturation range Linear current( ∵ Saturation) MOSFET Transconductance Strong Inversion

5 Dongguk Univ. Target 1.1 Current splitter 1. Circuit Design Current saturation range Linear current( ∵ Saturation) MOSFET Transconductance Strong Inversion Current Mirror -MOSFET Saturation region => stable current(DC current) -MOSFET Strong Inversion => Smaller Transconductance than Weak Inversion (Comparably Noise ↓)

6 Dongguk Univ. 1. Circuit Design 1.2 DAC Reference Voltage Generator 74.68μm 92.06μm Reference voltage Generator

7 Dongguk Univ. Target Current saturation range Linear current( ∵ Saturation) MOSFET Transconductance Strong Inversion 1. Circuit Design 1.2 DAC Reference Voltage Generator

8 Dongguk Univ. 35μm 88.51μm 1. Circuit Design 16 state current control circuit 1.3 4-b DAC(Digital-to-Analog Converter)

9 Dongguk Univ. Target Current saturation range Linear current( ∵ Saturation) MOSFET Transconductance Strong Inversion 1.3 4-b DAC(Digital-to-Analog Converter) 1. Circuit Design

10 Dongguk Univ. 1. Current Mirror Design 1.4 Current Divider

11 Dongguk Univ. Target Current saturation range Linear current( ∵ Saturation) MOSFET Transconductance Strong Inversion 1. Current Mirror Design 1.4 Current Divider

12 Dongguk Univ. 1.I am going to exercise Current Mirror Design. 2.I will design DAC in chip. 2. Next Plan

Download ppt "Dongguk Univ. Seongjoo Lee Circuit Design Towerjazz 0.18um CMOS Process (17.Jul.2014)"

Similar presentations

Analysis and Design of CMOS Analog Building Blocks

Analysis and Design of CMOS Analog Building Blocks
Goals Investigate circuits that bias transistors into different operating regions. Two Supplies Biasing Four Resistor Biasing Two Resistor Biasing Biasing.

Goals Investigate circuits that bias transistors into different operating regions. Two Supplies Biasing Four Resistor Biasing Two Resistor Biasing Biasing.
Physical structure of a n-channel device:

Physical structure of a n-channel device:
Lecture 20 ANNOUNCEMENTS OUTLINE Review of MOSFET Amplifiers

Lecture 20 ANNOUNCEMENTS OUTLINE Review of MOSFET Amplifiers
University of Toronto ECE530 Analog Electronics Review of MOSFET Device Modeling Lecture 2 # 1 Review of MOSFET Device Modeling.

University of Toronto ECE530 Analog Electronics Review of MOSFET Device Modeling Lecture 2 # 1 Review of MOSFET Device Modeling.
1ECE 584, Summer 2002Brad Noble Chapter 3 Slides Early Voltage in MOSFETs Due to channel length modulation:

1ECE 584, Summer 2002Brad Noble Chapter 3 Slides Early Voltage in MOSFETs Due to channel length modulation:
SINGLE-STAGE AMPLIFIERS

SINGLE-STAGE AMPLIFIERS
Design of RF CMOS Low Noise Amplifiers Using a Current Based MOSFET Model Virgínia Helena Varotto Baroncini Oscar da Costa Gouveia Filho.

Design of RF CMOS Low Noise Amplifiers Using a Current Based MOSFET Model Virgínia Helena Varotto Baroncini Oscar da Costa Gouveia Filho.
Differential and Multistage Amplifiers

Differential and Multistage Amplifiers
© Estoril – 19 September 2003 Advanced Compact Modeling Workshop MOSFETs Flicker Noise Modeling For Circuit Simulation Montpellier University A. Laigle,

© Estoril – 19 September 2003 Advanced Compact Modeling Workshop MOSFETs Flicker Noise Modeling For Circuit Simulation Montpellier University A. Laigle,
EE314 Intel Pentium 4 Field Effect Transistors Equivalent Circuits.

EE314 Intel Pentium 4 Field Effect Transistors Equivalent Circuits.
Outline Introduction – “Is there a limit?”

Outline Introduction – “Is there a limit?”
Chapter 5 – Field-Effect Transistors (FETs)

Chapter 5 – Field-Effect Transistors (FETs)
Parallel Circuits ENTC 210: Circuit Analysis I Rohit Singhal Lecturer Texas A&M University.

Parallel Circuits ENTC 210: Circuit Analysis I Rohit Singhal Lecturer Texas A&M University.
Chapter 1 - Introduction to Electronics Introduction Microelectronics Integrated Circuits (IC) Technology Silicon Chip Microcomputer / Microprocessor Discrete.

Chapter 1 - Introduction to Electronics Introduction Microelectronics Integrated Circuits (IC) Technology Silicon Chip Microcomputer / Microprocessor Discrete.
Microelectronic circuits by Meiling CHEN 1 Lecture 13 MOSFET Differential Amplifiers.

Microelectronic circuits by Meiling CHEN 1 Lecture 13 MOSFET Differential Amplifiers.
Chapter Five The Field-Effect Transistor. Figure 6—2 A three-terminal nonlinear device that can be controlled by the voltage at the third terminal v.

Chapter Five The Field-Effect Transistor. Figure 6—2 A three-terminal nonlinear device that can be controlled by the voltage at the third terminal v.
DC-DC Fundamentals 1.2 Linear Regulator. What is a Linear Regulator? The linear regulator is a DC-DC converter to provide a constant voltage output without.

DC-DC Fundamentals 1.2 Linear Regulator. What is a Linear Regulator? The linear regulator is a DC-DC converter to provide a constant voltage output without.
CMOS Analog Design Using All-Region MOSFET Modeling 1 Chapter 6 Current Sources and Voltage References.

CMOS Analog Design Using All-Region MOSFET Modeling 1 Chapter 6 Current Sources and Voltage References.
EE130/230A Discussion 11 Peng Zheng.

EE130/230A Discussion 11 Peng Zheng.

Similar presentations

Ads by Google