Presentation is loading. Please wait.

Presentation is loading. Please wait.

Fuw-Yi Yang1 數位系統 Digital Systems Department of Computer Science and Information Engineering, Chaoyang University of Technology 朝陽科技大學資工系 Speaker: Fuw-Yi.

Similar presentations


Presentation on theme: "Fuw-Yi Yang1 數位系統 Digital Systems Department of Computer Science and Information Engineering, Chaoyang University of Technology 朝陽科技大學資工系 Speaker: Fuw-Yi."— Presentation transcript:

1 Fuw-Yi Yang1 數位系統 Digital Systems Department of Computer Science and Information Engineering, Chaoyang University of Technology 朝陽科技大學資工系 Speaker: Fuw-Yi Yang 楊伏夷 伏夷非征番, 道德經 察政章 (Chapter 58) 伏 者潛藏也 道紀章 (Chapter 14) 道無形象, 視之不可見者曰 夷

2 Fuw-Yi Yang2 Text Book: Digital Design 4th Ed. Chap 6 Registers and Counters 6.1 Registers 6.2 Shift Registers 6.3 Ripple Counters 6.4 Synchronous Counters 6.5 Other Counters 6.6 HDL for Registers and Counters

3 Fuw-Yi Yang3 Text Book: Digital Design 4th Ed. Chap 6 6.1 Registers A register is a group of flip-flops, each one of which is capable of storing one bit of information. An n-bit register consists of a group of n flip-flops capable of storing n bits of binary information. In addition to the flip-flops, a register may have combinational gates that perform certain data-processing tasks. In its broadest definition, a register consists of a group of flip-flops together with gates that affect their operation.

4 Fuw-Yi Yang4 Text Book: Digital Design 4th Ed. Chap 6 6.1 Registers A counter is essentially a register that goes through a predetermined sequence of binary states.

5 Fuw-Yi Yang5 Text Book: Digital Design 4th Ed. Chap 6 6.1 Registers Four-bit register. Load data through I 0 ~I 3 If some bits must be left unchanged, how to do it ? See next page

6 Fuw-Yi Yang6 Text Book: Digital Design 4th Ed. Chap 6 6.1 Registers A Four-bit register with parallel load

7 Fuw-Yi Yang7 Text Book: Digital Design 4th Ed. Chap 6 6.2 Shift Registers A register capable of shifting the binary information held in each cell to its neighboring cell, in a selected direction is called a shift register.

8 Fuw-Yi Yang8 Text Book: Digital Design 4th Ed. Chap 6 6.2 Shift Registers Four-bit shift register

9 Fuw-Yi Yang9 Text Book: Digital Design 4th Ed. Chap 6 6.2 Shift Registers Serial transfer from register A to Register B Timing and example see next page

10 Fuw-Yi Yang10 Text Book: Digital Design 4th Ed. Chap 6 6.2 Shift Registers Serial transfer from register A to Register B Timing and example see next page

11 Fuw-Yi Yang11 Text Book: Digital Design 4th Ed. Chap 6 6.2 Shift Registers Serial addition by serial adder (another example --next page)

12 Fuw-Yi Yang12 Text Book: Digital Design 4th Ed. Chap 6 6.2 Shift Registers Serial adder (how to design input equations --next page)

13 Fuw-Yi Yang13 Text Book: Digital Design 4th Ed. Chap 6 6.2 Shift Registers

14 Fuw-Yi Yang14 Text Book: Digital Design 4th Ed. Chap 6 6.2 Shift Registers Four-bit universal shift register (details --next page)

15 Fuw-Yi Yang15 Text Book: Digital Design 4th Ed. Chap 6 6.2 Shift Registers

16 Fuw-Yi Yang16 Text Book: Digital Design 4th Ed. Chap 6 6.3 Ripple Counters

17 Fuw-Yi Yang17 Text Book: Digital Design 4th Ed. Chap 6 6.3 Ripple Counters

18 Fuw-Yi Yang18 Text Book: Digital Design 4th Ed. Chap 6 6.3 Ripple Counters

19 Fuw-Yi Yang19 Text Book: Digital Design 4th Ed. Chap 6 6.3 Ripple Counters

20 Fuw-Yi Yang20 Text Book: Digital Design 4th Ed. Chap 6 6.3 Ripple Counters State diagram of a decimal BCD counter (circuits next page)

21 Fuw-Yi Yang21 Text Book: Digital Design 4th Ed. Chap 6 6.3 Ripple Counters

22 Fuw-Yi Yang22 Text Book: Digital Design 4th Ed. Chap 6 6.3 Ripple Counters

23 Fuw-Yi Yang23 Text Book: Digital Design 4th Ed. Chap 6 6.4 Synchronous Counters Binary Counter by example Up-Down Counter by example BCD Counter by example Binary Counter with parallel load

24 Fuw-Yi Yang24 Text Book: Digital Design 4th Ed. Chap 6 6.4 Synchronous Counters Count enable: another way is to control the clock

25 Fuw-Yi Yang25 Text Book: Digital Design 4th Ed. Chap 6 6.4 Synchronous Counters Two ways to achieve a BCD counter using a counter with parallel load

26 Fuw-Yi Yang26 Text Book: Digital Design 4th Ed. Chap 6 6.5 Other Counters Counter with unused states Ring Counter Johnson Counter

27 Fuw-Yi Yang27 Text Book: Digital Design 4th Ed. Chap 6 6.5 Other Counters — unused states Counter with unused states Ring Counter Johnson Counter

28 Fuw-Yi Yang28 Text Book: Digital Design 4th Ed. Chap 6 6.5 Other Counters — unused states Counter with unused states Ring Counter Johnson Counter

29 Fuw-Yi Yang29 Text Book: Digital Design 4th Ed. Chap 6 6.5 Other Counters — ring counter Only one flip- flop is set. n flip-flop n states.

30 Fuw-Yi Yang30 Text Book: Digital Design 4th Ed. Chap 6 6.5 Other Counters — Johnson counter n flip-flop 2n states.

31 Fuw-Yi Yang31 Text Book: Digital Design 4th Ed. Chap 6 6.5 Other Counters — Johnson counter

32 Fuw-Yi Yang32 Text Book: Digital Design 4th Ed. Chap 6 6.6 HDL for Registers and Counters


Download ppt "Fuw-Yi Yang1 數位系統 Digital Systems Department of Computer Science and Information Engineering, Chaoyang University of Technology 朝陽科技大學資工系 Speaker: Fuw-Yi."

Similar presentations


Ads by Google