Download presentation
Presentation is loading. Please wait.
Published byAndrew Grant Modified over 8 years ago
1
240-334 By Wannarat 241-440 Computer System Design Lecture 8 Wannarat Suntiamorntut
2
240-334 By Wannarat PIPELINE Part II
3
240-334 By Wannarat Pipeline Hazard Again
4
240-334 By Wannarat Data Hazard Avoid some “by design” - EliminateWAR - EliminateWAW
5
240-334 By Wannarat Resolve RAW by forwarding
6
240-334 By Wannarat About memory Operations If instructions are initiated in order and operations always occur in the same stage, there can be no hazards between memory operations.
7
240-334 By Wannarat Interrupt & Pipeline External Interrupts : - allow pipeline to drain - load PC with interrupt address Internal Interrupts : - Force trap instruction into IF - disable write still trap hits WB - must save multiple PCs or PC + state
8
240-334 By Wannarat Exception Hadling
9
240-334 By Wannarat Exception Problem How to stop pipeline? Restart? Who caused the interrupt? Solution 1 : interrupt Vector Solution 2 : interrupt ASAP restart everything incomplete
10
240-334 By Wannarat Resolution : Freeze above & Bubble Below
11
240-334 By Wannarat Issued in Pipeline Design
12
240-334 By Wannarat Multiple Pipes
13
240-334 By Wannarat Next on Lecture 9
Similar presentations
© 2025 SlidePlayer.com. Inc.
All rights reserved.