Presentation is loading. Please wait.

Presentation is loading. Please wait.

R. Kluit Electronics Department Nikhef, Amsterdam. Integrated Circuit Design.

Published byLoraine Thomas Modified over 8 years ago

Similar presentations

Presentation on theme: "R. Kluit Electronics Department Nikhef, Amsterdam. Integrated Circuit Design."— Presentation transcript:

1 R. Kluit Electronics Department Nikhef, Amsterdam. Integrated Circuit Design

2 Outline ASIC’s ? Why do it ourselves ? So far.. Present Technology and outlook Connectivity IC engineering, (€’s &) tools & people … 19/12/2008IC design @Nikhef, R. Kluit2

3 Why use ASIC’s ??? Special conditions: our case: Radiation hardness & detector integration Compared to Commercial off the Shelf (COTS): Small area (integration density) Low mass Low power Price @ large quantities (~>10k) 19/12/2008IC design @Nikhef, R. Kluit3

4 19/12/2008IC design @Nikhef, R. Kluit4

5 IC technologies 19/12/2008IC design @Nikhef, R. Kluit 5 SiGe, GaAs, BiCMOS, CMOS, SOI, etc HEP => Radiation & availability & costs CMOS 3µm  45nm now in Industry Circuits  Systems on Chip (SOC) 1 st : 1.6 x 11mm, one transistor + R & C 1958 2008 : ~150mm 2, 1900M tr, 45nm, 130W 50 years

6 19/12/2008IC design @Nikhef, R. Kluit6 ASIC application’s 2 IC’s: 0.25µ CMOS 3 prototypes 9/2000 => prod 3/2004 1400 PCB’s, 1000+4500 IC’s (prod. $43k) Chip-on-board; cleaning & bonding @ Nikhef ++ Radiation & Area 2004 V. Gromov, P. Timmer, J-D Schipper, R. Kluit

7 Prototype Pixel chip for gas detectors (GOSSIP), 130nm CMOS, 8ML 16x16 pixel array with preamp, TDC and readout. Design & test 2 man-y. $50k 40 IC’s ++ Sensor integration, Radiation, Power, Mass. 2006 19/12/2008IC design @Nikhef, R. Kluit7 Front-end IC with read-out electronics e - h + crossing particle Sensor inputs ASIC V. Gromov, R. Kluit

8 2008 19/12/2008IC design @Nikhef, R. Kluit8 Km3Net: Photo Multiplier front-end: 2ns pulse time & amplitude measurements 0.35um CMOS (AMS) Quantity in exp. ~ 400k, Costs ~€.50/chip Proto design: ¾ m-y. ++ Area, Power, Costs J. Hug, V. Gromov, B. v. d. Heiden

9 19/12/2008IC design @Nikhef, R. Kluit9 Design in Collaborations: Si-strip detector front-end (0.25µm) Analog readout & Comparator Contribution to new ATLAS Pixel FE chip Design Internal: IC’s for ALICE (0.25µm) Bandgap reference (130nm) GOSSIP frontend prototype’s (130nm) Km3Net PMT front-end (0.35µm) Most recent Designs

10 CMOS IC technology Design issues: RregVt, 0Vt, HighVt, LowVt transistors Radiation tolerance (design) Technology Design rules Process variations & matching ESD Rules for Manufacturability 19/12/2008IC design @Nikhef, R. Kluit10 Bulk CMOS

11 Present Technologies 19/12/2008IC design @Nikhef, R. Kluit11 Bulk CMOSSOI Strained silicon Vdd 1.8-2.5VVdd 1.2-1.5VVdd 1-1.2VVdd 1VVdd 0.9-1V 6 Al6 Cu7 Cu8 Cu9 Cu feature size: Mass prod. start: Power & gate density scale relative to feature size scaling (x0.7). Vsupply Nr. metal layers radiation tolerant ! ????

12 “Features” of new Techn. Random Dopant Fluctuations (RDF): @45nm; ~100 atoms channel length, 1000 dopants in channel Variations in strain & Gate oxide thickness (~ 5 atoms @45nm) Line Edge effects: R  of connectivity Solutions in Foundry & Design techniques; Global process variations of 45nm improved w.r.t. 90nm & 65nm ! 19/12/2008IC design @Nikhef, R. Kluit12

13 CONNECTIVITY 19/12/2008IC design @Nikhef, R. Kluit13

14 Interconnect (gap) 19/12/2008IC design @Nikhef, R. Kluit14

15 3D interconnect.. 19/12/2008IC design @Nikhef, R. Kluit15 Source: Fraunhofer IZM 3D interconnect ! Source: IMEC

16 3D stacking Advantages: More integration. Integration using mixed technologies for analog & digital functions Costs; 3D with “standard” technologies less €’s then 2D “state of the art”. Fast & low power interconnects. 19/12/2008IC design @Nikhef, R. Kluit16 strong R&D at Fermilab: R. Yarema, G. Deptuchet al. readout chip with time stamping and sparsification 3 tiers (no sensor yet), attempts with several foundries: Tezzaron, Chartered, IZM, RTI, Ziptronix, MITLL

17 3D in HEP 19/12/2008IC design @Nikhef, R. Kluit17 10-2008: IMEC demonstrates fully functional 3D Cu stacked IC’s use Thru Silicon Via’s (TSV) Many options: Technologies; Via 1 st /last W2W, D2W, D2D etc. -Proposed for ATLAS upgrades -In development for ReLaXD -Proposed for ATLAS upgrades -In development for ReLaXD

18 ENGINEERING 19/12/2008IC design @Nikhef, R. Kluit18

19 Euro Practice Cadence platform: Cadence:design entry & layout + analog & digital simulation. Assura: Simulation & Verification Mentor: Calibre for DRC & extraction (Ver.) Synopsys: Logic Simulation, Digital Synthesis, Clock tree generation, Place & Route. Software via Educational programs; affordable (€) BUT maintenance ¼ fte. 19/12/2008IC design @Nikhef, R. Kluit19 Design Tools

20 ASIC costs (1) Time: Specification & feasibility studies Design of sub-circuits 1 st prototype(s) (MPW); production & test Re-design, + full function/size design Engineering run & test (2 wafers) Production & test Minimum turn-around: ~2 year (>2m-y) 19/12/2008IC design @Nikhef, R. Kluit20

21 Money: Software:2-7k€/y Libraries:0-10k€ Prototyping: 3-50k€ Production:0.8-.35µ:40-90k€, 130nm: 300k€, 90nm: 550k€ for, 65nm >1M€. Test: @home <10k€, wafer test (300mm) Dicing: ~5k€, packaging … ASIC costs (2) 19/12/2008IC design @Nikhef, R. Kluit21 Special conditions for 90nm CMOS UMC: ~3.5mm2 for 7,000Euro

22 19/12/2008IC design @Nikhef, R. Kluit22 ET Design expertise Technologies: Commercial CMOS AMS 0.35µ: Design-Kit + Lib. IBM 0.25µ PDK + Lib. IBM 0.13µ: PDK + Arm/IBM Lib. People & Expertise : (Electronics department) 2+2 Designers have the skills for IC design. Analog front-ends; device level circuit design Digital design; control blocks & architecture Verilog => synthesis => routing.

23 ASIC design flow Specification Feasibility/system design Prototyping Testing (statistics) Full chip design Verification Pre-production Testing (statistics) Prod, test & implement. 19/12/2008IC design @Nikhef, R. Kluit23 Radiation qualification! System prototypes ! Radiation qualification!

24 Summary 19/12/2008IC design @Nikhef, R. Kluit24 IC design for Detector electronics: Invest in expertise, need IC specialists -critical mass- Strong interaction Engineer <> Physicist =>need “design team” Need (R&) Development Plan & Mile-stones. Continuity & Commitment

25 19/12/2008IC design @Nikhef, R. Kluit25 Thanks

26 Lithography 19/12/2008IC design @Nikhef, R. Kluit26 Beginning ~ mid 90’s, the industry started printing sub wavelength feature sizes.

27 Technologies issues.. 19/12/2008IC design @Nikhef, R. Kluit27

28 RC delay 19/12/2008IC design @Nikhef, R. Kluit28 RC delay not decreasing ! Line edge effects, low-k Dielectric not scaling as fast as size scaling

29 Supply Voltage 19/12/2008IC design @Nikhef, R. Kluit29

30 Digital design flow 19/12/2008IC design @Nikhef, R. Kluit30

31 19/12/2008IC design @Nikhef, R. Kluit31 Productivity gap

32 Present Technologies (2) Transition to SOI, Vdd to ~1V Radiation tolerance: increasing up to 90nm. Beyond ??? 19/12/2008IC design @Nikhef, R. Kluit32 ~0.7 2 ~0.7 -2 ~0.7 ~0.7 -2

Download ppt "R. Kluit Electronics Department Nikhef, Amsterdam. Integrated Circuit Design."

Similar presentations

Embedded Systems Design: A Unified Hardware/Software Introduction 1 Chapter 10: IC Technology.

Embedded Systems Design: A Unified Hardware/Software Introduction 1 Chapter 10: IC Technology.
Eri Prasetyo Wibowo Universitas Gunadarma

Eri Prasetyo Wibowo Universitas Gunadarma
Logic Process Development at Intel

Logic Process Development at Intel
© IMEC 2010 MIXED SIGNAL RADIATION TOLERANT DESIGN WITH DARE KNUT ASIC.

© IMEC 2010 MIXED SIGNAL RADIATION TOLERANT DESIGN WITH DARE KNUT ASIC.
MICROELETTRONICA Design methodologies Lection 8. Design methodologies (general) Three domains –Behavior –Structural –physic Three levels inside –Architectural.

MICROELETTRONICA Design methodologies Lection 8. Design methodologies (general) Three domains –Behavior –Structural –physic Three levels inside –Architectural.
S. Reda EN160 SP’08 Design and Implementation of VLSI Systems (EN1600) Lecture 18: Scaling Theory Prof. Sherief Reda Division of Engineering, Brown University.

S. Reda EN160 SP’08 Design and Implementation of VLSI Systems (EN1600) Lecture 18: Scaling Theory Prof. Sherief Reda Division of Engineering, Brown University.
Andrei Nomerotski 1 3D ISIS : Different approach to ISIS Andrei Nomerotski, LCFI Collaboration Meeting Bristol, 20 June 2006 Outline  What is 3D ? u Reviewed.

Andrei Nomerotski 1 3D ISIS : Different approach to ISIS Andrei Nomerotski, LCFI Collaboration Meeting Bristol, 20 June 2006 Outline  What is 3D ? u Reviewed.
GOSSIPO-2 chip: a prototype of read-out pixel array featuring high resolution TDC-per-pixel architecture. Vladimir Gromov, Ruud Kluit, Harry van der Graaf.

GOSSIPO-2 chip: a prototype of read-out pixel array featuring high resolution TDC-per-pixel architecture. Vladimir Gromov, Ruud Kluit, Harry van der Graaf.
Timepix2 power pulsing and future developments X. Llopart 17 th March 2011.

Timepix2 power pulsing and future developments X. Llopart 17 th March 2011.
Design Tools, Flows and Library Aspects during the FE-I4 Implementation on Silicon Vladimir Zivkovic National Institute for Subatomic Physics Amsterdam,

Design Tools, Flows and Library Aspects during the FE-I4 Implementation on Silicon Vladimir Zivkovic National Institute for Subatomic Physics Amsterdam,
Digital Circuit Implementation. Wafers and Chips  Integrated circuit (IC) chips are manufactured on silicon wafers  Transistors are placed on the wafers.

Digital Circuit Implementation. Wafers and Chips  Integrated circuit (IC) chips are manufactured on silicon wafers  Transistors are placed on the wafers.
3D chip and sensor Status of the VICTOR chip and associated sensor Bonding and interconnect of chip and sensor Input on sensor design and interconnection.

3D chip and sensor Status of the VICTOR chip and associated sensor Bonding and interconnect of chip and sensor Input on sensor design and interconnection.
R. Kluit Electronics Department Nikhef, Amsterdam. Integrated Circuit Design.

R. Kluit Electronics Department Nikhef, Amsterdam. Integrated Circuit Design.
Vertical integration... VERTEX_08 28/07-01/08/2008 1 Vertical Integration of Integrated Circuits and Pixel Detectors Grzegorz DEPTUCH.

Vertical integration... VERTEX_08 28/07-01/08/ Vertical Integration of Integrated Circuits and Pixel Detectors Grzegorz DEPTUCH.
A multi-chip board for X-ray imaging in build-up technology Alessandro Fornaini, NIKHEF, Amsterdam 4 th International Workshop on Radiation Imaging Detectors.

A multi-chip board for X-ray imaging in build-up technology Alessandro Fornaini, NIKHEF, Amsterdam 4 th International Workshop on Radiation Imaging Detectors.
A Serializer ASIC for High Speed Data Transmission in Cryogenic and HiRel Environment Tiankuan Liu On behalf of the ATLAS Liquid Argon Calorimeter Group.

A Serializer ASIC for High Speed Data Transmission in Cryogenic and HiRel Environment Tiankuan Liu On behalf of the ATLAS Liquid Argon Calorimeter Group.
3D Vertex Detector Status The requirement for complex functionality in a small pixel led us to investigate vertically integrated (3D) processes. Developed.

3D Vertex Detector Status The requirement for complex functionality in a small pixel led us to investigate vertically integrated (3D) processes. Developed.
WP1 WP2 WP3 WP4 WP5 COORDINATOR WORK PACKAGE LDR RESEARCHER ACEOLE MID TERM REVIEW CERN 3 RD AUGUST 2010 Michał Bochenek Work Package 3: On-Detector Power.

WP1 WP2 WP3 WP4 WP5 COORDINATOR WORK PACKAGE LDR RESEARCHER ACEOLE MID TERM REVIEW CERN 3 RD AUGUST 2010 Michał Bochenek Work Package 3: On-Detector Power.
Fabian Hügging – University of Bonn – February - 16 - 20111 WP3: Post processing and 3D Interconnection M. Barbero, L. Gonella, F. Hügging, H. Krüger and.

Fabian Hügging – University of Bonn – February WP3: Post processing and 3D Interconnection M. Barbero, L. Gonella, F. Hügging, H. Krüger and.
Pierpaolo Valerio.  CLICpix is a hybrid pixel detector to be used as the CLIC vertex detector  Main features: ◦ small pixel pitch (25 μm), ◦ Simultaneous.

Pierpaolo Valerio.  CLICpix is a hybrid pixel detector to be used as the CLIC vertex detector  Main features: ◦ small pixel pitch (25 μm), ◦ Simultaneous.

Similar presentations

Ads by Google