Presentation is loading. Please wait.

Presentation is loading. Please wait.

Application of the 5 GS/s Waveform Digitizing Chip DRS4 Stefan Ritt Paul Scherrer Institute, Switzerland UMC 0.25  m rad. hard 9 chn. each 1024 bins,

Published bySara Nelson Modified over 8 years ago

Similar presentations

Presentation on theme: "Application of the 5 GS/s Waveform Digitizing Chip DRS4 Stefan Ritt Paul Scherrer Institute, Switzerland UMC 0.25  m rad. hard 9 chn. each 1024 bins,"— Presentation transcript:

1 Application of the 5 GS/s Waveform Digitizing Chip DRS4 Stefan Ritt Paul Scherrer Institute, Switzerland UMC 0.25  m rad. hard 9 chn. each 1024 bins, cascadable up to 8192 Sampling speed 0.2 … 5 GS/s Bandwidth 950 MHz 17.5 mW/chn @ 2.5V On-chip PLL stabilization Readout speed using ext. ADC: 30 ns * n samples SNR: 69 dB calibrated Aperture jitter: 4 ps at 5 GS/s calibrated

2 May 14th, 2009RT2009 Beijing2 Evaluation Board Equivalent to 4-chn. 5 GS/s digital oscilloscope Demo in front of poster Board can be obtained from PSI FESPP-19: BLAB FESPP-21: SAM FESPP-24: DRS

3 May 14th, 2009RT2009 Beijing3 Experiments using DRS chip MAGIC-II 400 channels DRS2 MEG 3000 channels DRS2 BPM for XFEL@PSI 800 channels DRS4 MACE (India) 1200 channels DRS4 (planned)

Download ppt "Application of the 5 GS/s Waveform Digitizing Chip DRS4 Stefan Ritt Paul Scherrer Institute, Switzerland UMC 0.25  m rad. hard 9 chn. each 1024 bins,"

Similar presentations

Paul Scherrer Institute

Paul Scherrer Institute
March 26th, 2011FEE2011, Bergamo Paul Scherrer Institute Very Fast Waveform Recorders Stefan Ritt.

March 26th, 2011FEE2011, Bergamo Paul Scherrer Institute Very Fast Waveform Recorders Stefan Ritt.
April 28th, 2011Timing Workshop, Chicago Paul Scherrer Institute The role of analog bandwidth and signal-to-noise in timing for waveform digitizing Stefan.

April 28th, 2011Timing Workshop, Chicago Paul Scherrer Institute The role of analog bandwidth and signal-to-noise in timing for waveform digitizing Stefan.
April 28th, 2011Timing Workshop, Chicago Paul Scherrer Institute Limiting factors in Switched Capacitor Arrays Sampling speed, Timing accuracy, Readout.

April 28th, 2011Timing Workshop, Chicago Paul Scherrer Institute Limiting factors in Switched Capacitor Arrays Sampling speed, Timing accuracy, Readout.
Paul Scherrer Institute

Paul Scherrer Institute
A NEW TIMING CALIBRATION METHOD FOR SWITCHED CAPACITOR ARRAY CHIPS TO ACHIEVE SUB-PICOSECOND RESOLUTIONS 13 March 2014Workshop on Picosecond Photon Sensors,

A NEW TIMING CALIBRATION METHOD FOR SWITCHED CAPACITOR ARRAY CHIPS TO ACHIEVE SUB-PICOSECOND RESOLUTIONS 13 March 2014Workshop on Picosecond Photon Sensors,
Same Channel Same Satellite. Channel 3B N18 Channel 3B N18 Channel 3B N19 Channel 3B N19 Channel 3B M2 Channel 3B M2 A0 vs A1A0 vs A2A1 vs A2.

Same Channel Same Satellite. Channel 3B N18 Channel 3B N18 Channel 3B N19 Channel 3B N19 Channel 3B M2 Channel 3B M2 A0 vs A1A0 vs A2A1 vs A2.
Application of the DRS Chip for Fast Waveform Digitizing Stefan Ritt Paul Scherrer Institute, Switzerland.

Application of the DRS Chip for Fast Waveform Digitizing Stefan Ritt Paul Scherrer Institute, Switzerland.
January 28th, 2010Clermont Ferrand, Paul Scherrer Institut DRS Chip Developments Stefan Ritt.

January 28th, 2010Clermont Ferrand, Paul Scherrer Institut DRS Chip Developments Stefan Ritt.
Update of EXT Stripline BPM Electronics with LCLS-style Digital BPM Processors Glen White, with slides by Steve Smith 15 December 2009 ATF2.

Update of EXT Stripline BPM Electronics with LCLS-style Digital BPM Processors Glen White, with slides by Steve Smith 15 December 2009 ATF2.
A scalable DAQ system using the DRS4 sampling chip H.Friederich 1, G.Davatz 1, U.Hartmann 2, A.Howard 1, H.Meyer 1, D.Murer 1, S.Ritt 2, N.Schlumpf 2 1.

A scalable DAQ system using the DRS4 sampling chip H.Friederich 1, G.Davatz 1, U.Hartmann 2, A.Howard 1, H.Meyer 1, D.Murer 1, S.Ritt 2, N.Schlumpf 2 1.
Ultrafast 16-channel ADC for NICA-MPD Forward Detectors A.V. Shchipunov Join Institute for Nuclear Research Dubna, Russia

Ultrafast 16-channel ADC for NICA-MPD Forward Detectors A.V. Shchipunov Join Institute for Nuclear Research Dubna, Russia
11 Nov. 2014NSS Refresher Course, Seattle, Paul Scherrer Institute, Switzerland Fast Wave-form Sampling Front-end Electronics Stefan Ritt.

11 Nov. 2014NSS Refresher Course, Seattle, Paul Scherrer Institute, Switzerland Fast Wave-form Sampling Front-end Electronics Stefan Ritt.
ANITA RF Conditioning and Digitizing Gary S. Varner University of Hawai, i, Manoa ANITA Collaboration Meeting UC, Irvine 24,25 November 2002.

ANITA RF Conditioning and Digitizing Gary S. Varner University of Hawai, i, Manoa ANITA Collaboration Meeting UC, Irvine 24,25 November 2002.
Design and Performance of the 6 GS/s Waveform Digitizing Chip DRS4 Stefan Ritt Paul Scherrer Institute, Switzerland at 40 mW per channel.

Design and Performance of the 6 GS/s Waveform Digitizing Chip DRS4 Stefan Ritt Paul Scherrer Institute, Switzerland at 40 mW per channel.
Large Area, High Speed Photo-detectors Readout Jean-Francois Genat + On behalf and with the help of Herve Grabas +, Samuel Meehan +, Eric Oberla +, Fukun.

Large Area, High Speed Photo-detectors Readout Jean-Francois Genat + On behalf and with the help of Herve Grabas +, Samuel Meehan +, Eric Oberla +, Fukun.
A few numbers. kT/C noise: limits the dynamic range Sampling capacitor: 60 fF (seen by the switch, post-layout) kT/C = sqrt(1.38 10 -23 * 300K * 60fF)

A few numbers. kT/C noise: limits the dynamic range Sampling capacitor: 60 fF (seen by the switch, post-layout) kT/C = sqrt( * 300K * 60fF)
Low Cost TDC Using FPGA Logic Cell Delay Jinyuan Wu, Z. Shi For CKM Collaboration Jan. 2003.

Low Cost TDC Using FPGA Logic Cell Delay Jinyuan Wu, Z. Shi For CKM Collaboration Jan
Wir schaffen Wissen – heute für morgen 24 August 2015PSI,24 August 2015PSI, Paul Scherrer Institut Status WP 8.2 RF Low Level Electronic Manuel Brönnimann.

Wir schaffen Wissen – heute für morgen 24 August 2015PSI,24 August 2015PSI, Paul Scherrer Institut Status WP 8.2 RF Low Level Electronic Manuel Brönnimann.
1 Electronics Status of the MEG Trigger system Status and plans for DAQ MSCB slow control system Status of the MEG Trigger system Status and plans for.

1 Electronics Status of the MEG Trigger system Status and plans for DAQ MSCB slow control system Status of the MEG Trigger system Status and plans for.

Similar presentations

Ads by Google