Download presentation
Presentation is loading. Please wait.
Published byAngelina Daniels Modified over 8 years ago
1
Peter Jansweijer Nikhef Amsterdam Electronics- Technology November 21, 2012KM3NeT, CLBv2 Meeting via EVO KM3NeT CLBv2 1
2
Peter Jansweijer Nikhef Amsterdam Electronics- Technology November 21, 2012KM3NeT, CLBv2 Meeting via EVO Ethernet based Current implementation “DOM in Antares” Switch DOM SFP Buffer SFP Broadcast Optical Network Timing Start Rx Tx Stop1 : DDMTD Reference Clock Stop2 Stop3 Stop4 MAC does not tolerate discontinuities in transmission Timing calibration corrupts Ethernet Packets (=> need TCP/IP) Shore Station interface 2 Rx : DDMTD Rx : DDMTD Rx : DDMTD Note: Current implementation supports one DOM only! (broadcast not yet implemented!) Errata!
3
Peter Jansweijer Nikhef Amsterdam Electronics- Technology November 21, 2012KM3NeT, CLBv2 Meeting via EVO Ethernet based Current implementation “DOM in Antares” MAC does not tolerate discontinuities in Ethernet frames on its input The “gap” that results from a removed timing marker (e.g. “command”; 2 clock ticks) causes the MAC to generate “bad frame” The gap is avoided by switching to a 2 clock tick shorter pipeline whenever a timing marker is recognized 3 MAC good_frame bad_frame = Timing Marker? Preamble D555 SFDTiming MarkerdataFCS ## 2. Data Link data “Frame” Preamble D555 SFDFCS ## 2. Data Link data The MAC is happy!
4
Peter Jansweijer Nikhef Amsterdam Electronics- Technology November 21, 2012KM3NeT, CLBv2 Meeting via EVO Further status: LM32 ◦ Synthesis via XST running ◦ GDB via JTAG (Xilinx versus Lattice) needs study ◦ Place White Rabbit: Wishbone crossbar, UART DPRAM in place… Ongoing. Soft-PLL FMC card schematics ready to be checked. 4
5
Peter Jansweijer Nikhef Amsterdam Electronics- Technology November 21, 2012KM3NeT, CLBv2 Meeting via EVO 5 Central Logic Board (CLB) Rx_mac2buf 2 nd CPU LM32 MEM I2CUART Fifo 31 TDCs TDC 0 Management & Control Data Control Wishbone shared bus (32 bits) RxPacket Buffer 64KB IP/UDP Packet Buffer Stream Selector (IPMUX) Rx_buf2data RxPort 1 RxPort 2 RxPort_m Management & Config. Tx_pkt2mac Tx_data2buf TxPort 1 TxPort 2 TxPort_m Flags Rx Stream Select TxPacket Buffer 32KB Flags Tx Stream Select 31 PMTs UTC time & Clock (PPS, 125 MHz) Pause Frame ADC Management & Control Hydrophone State Machine Fifo TDC 30 Fifo Nano Beacon GPIO Debug LEDs I2C Debug RS232 TempCompassTilt Point to Point interconnection Xilinx Kintex-7
Similar presentations
© 2024 SlidePlayer.com. Inc.
All rights reserved.