Download presentation
Presentation is loading. Please wait.
Published byNelson Cannon Modified over 8 years ago
1
World’s Best CPLDs For Low Power, Portable & Remote Applications
2
® www.xilinx.com Xilinx CPLD Families - High Speed - Low Cost Xilinx CPLDs XC9500 Family CoolRunner 5 Volt 3 Volt 2.5 Volt XPLA (Original & Enhanced) XPLA2 SRAM Based XPLA3 (Released) PAL (Simple PLD-22V10) - Lowest Power - Highest Density
3
® www.xilinx.com The CoolRunner Advantage Industry’s lowest power CPLDs —Standby current < 100uA —High speed T PD = 6 ns —Revolutionary XPLA architecture –Exceptional routability & pin-locking –Fast, predictable timing —Full density range 32 to 960 macrocells —3.3v and 5.0v devices —ISP/JTAG compatible —Small form factor packaging –New 0.5mm 56-pin MicroBGA —Full software support
4
® www.xilinx.com Xilinx CoolRunner Families CoolRunner Low Power CPLDs Simple PLD 22V10 5 Volt 3 Volt Enhanced (Clocking) XPLA2 3.3V XPLA 5V/3.3V 320 M/C 960 M/C XPLA3 3.3V 32 M/C 64 M/C 128 M/C 32 M/C 64 M/C 128 M/C 256 M/C 384 M/C
5
® www.xilinx.com Power (Icc) Competitors CPLD @ 0 MHz 0 100 200 MHz CoolRunner 100 MHz For Free CoolRunner Delivers Lowest Power @ High Speed Icc & reliability —Smaller power supply —Eliminate fans —Smaller equipment Smaller packages —Less board area —More logic packing density
6
® www.xilinx.com Introducing the MicroBGA 56-Ball LFBGA Provides 44 I/O’s 0.5mm pitch 0.058 in 2 footprint Ideal for handheld & portable applications —PDAs —Portable PCs —Cellular Phones —Telecom & Networking Equipment —Network Appliances
7
® www.xilinx.com CoolRunner TM Technology Benefits World’s only TotalCMOS CPLD —Bipolar style sense amps eliminated —Virtually no static power dissipation No Speed / Power tradeoffs in scaling —Can build very large / very fast devices —960 macrocell device @ 7.5 nsec t PD Advanced PLA Architecture —Product term sharing (no redundant logic) —No wasted product terms
8
® www.xilinx.com WebPACK/FITTER —Support for XPLA3, XPLA2, 22V10 and focus Enhanced devices XPLA Professional development system —Legacy device support —HDL and ECS schematic capture entry —Functional, timing & I CC simulator XPLA PC-ISP programming software —JTAG ISP programming —Automatic cable detection –CoolRunner, Xilinx JTAG & Altera Byte-Blaster cables Software
9
® www.xilinx.com Xilinx CPLDs Speed Fast t PD, f SYS Reliability 10,000 program/erase cycles 20 year data retention Price Lowest, best value Technology True, 0.35u EE/Flash Pin-Locking Industry’s Best Density Highest density 12% macrocells JTAG Packaging CSP & MicroBGA Silicon Xpresso WebFITTER WebPACK Ultra Low Power <100uA standby
Similar presentations
© 2025 SlidePlayer.com. Inc.
All rights reserved.