Presentation is loading. Please wait.

Presentation is loading. Please wait.

DAC Architectures Chiu's Slides.

Similar presentations


Presentation on theme: "DAC Architectures Chiu's Slides."β€” Presentation transcript:

0 Nyquist-Rate Digital-to-Analog Converters

1 DAC Architectures Chiu's Slides

2 DAC Architectures Decoder Based Binary-weighted
Unit-element (thermometer-coded) Segmented Chiu's Slides

3 Resistor-String DAC with a Tree-Like Decoder
B1: MSB B3: LSB Chiu's Slides

4 Resistor-String DAC with Digital Decoding
B1: MSB B3: LSB Chiu's Slides

5 Folded Resistor-String DAC
Chiu's Slides

6 Binary-Weighted Resistor DAC
B1: MSB B4: LSB Chiu's Slides

7 Binary-Weighted R-2R DAC
B1: MSB B4: LSB Chiu's Slides

8 Binary-Weighted Current-Mode DAC
B1: MSB B4: LSB Chiu's Slides

9 Binary-Weighted Current-Steering DAC
Chiu's Slides bn-1: MSB b0: LSB

10 Simplified Model = 𝑅 𝐿 𝑅 𝑁 Chiu's Slides

11 Simplified Model π΄π‘ π‘ π‘’π‘šπ‘’ 𝑛=12βˆ’π‘π‘–π‘‘, 𝑅 𝐿 =25, 𝐼𝑁𝐿<1 ο‚”  2 2π‘›βˆ’2 <1 ο‚” 𝑅 𝐿 𝑅 𝑁 2 2π‘›βˆ’2 <1 𝑅 𝑁 = 𝑅 𝑒 + 𝑅 π‘œπ‘› β‰ˆ 𝑅 𝑒 𝑅 𝐿 𝑅 𝑒 2 2π‘›βˆ’2 <1 25× 2 2Γ—12βˆ’2 < 𝑅 𝑒 100 𝑀< 𝑅 𝑒 Chiu's Slides

12 Random Mismatch in Current Sources
Assuming constant Ξ², we have: Assuming constant Vth, we have: Assuming Vth and Ξ² are independent and have Gaussian pdf, we have: Chiu's Slides Variances of Vth and Ξ² depend on WΓ—L and technology as follows:

13 Example Chiu's Slides

14 Con’td Chiu's Slides

15 Binary-Weighted Charge-Redistribution DAC
B0: LSB Bn-1: MSB Chiu's Slides

16 Binary-Weighted Charge-Redistribution DAC
B0: LSB Bn-1: MSB Chiu's Slides

17 Binary-Weighted Charge-Redistribution DAC
B0: LSB Bn-1: MSB Chiu's Slides

18 Binary-Weighted Hybrid Capacitive-Resistive DAC
B0: LSB Bn-1: MSB Overall Resolution: n+3 Chiu's Slides

19 Glitch Problem of the Binary-Weighted DAC
Due to timing error , we may have: Chiu's Slides

20 Glitch Problem (cont’d)
Chiu's Slides

21 Unit Element (Thermometer code) DAC
Chiu's Slides

22 Unit Element DAC (cont’d)
Chiu's Slides

23 Segmented DAC MSB DAC: M-bit Unit Element DAC
LSB DAC: L-bit Binary Weighted DAC Resolution: N = M + L 2M+L switching elements Small glitches Chiu's Slides

24 Segmented DAC Chiu's Slides

25 Segmented DAC Current Steering DAC Chiu's Slides

26 Current Cell Chiu's Slides

27 Commercial Example (AD9754)
Chiu's Slides

28 Segmented DAC Chiu's Slides


Download ppt "DAC Architectures Chiu's Slides."

Similar presentations


Ads by Google