Presentation is loading. Please wait.

Presentation is loading. Please wait.

Dept. of Electrical and Computer Eng., NCTU 1 Lab 10. Up/Down Counter Presenter: Chun-Hsien Ko Contributors: Chung-Ting Jiang and Lin-Kai Chiu.

Similar presentations


Presentation on theme: "Dept. of Electrical and Computer Eng., NCTU 1 Lab 10. Up/Down Counter Presenter: Chun-Hsien Ko Contributors: Chung-Ting Jiang and Lin-Kai Chiu."— Presentation transcript:

1 Dept. of Electrical and Computer Eng., NCTU 1 Lab 10. Up/Down Counter Presenter: Chun-Hsien Ko Contributors: Chung-Ting Jiang and Lin-Kai Chiu

2 Logic DesignLab 10. Up/Down CounterChun-Hsien Ko Dept. of Electrical and Computer Eng., NCTU 2 Flip-Flop JK Flip-Flop T Flip-Flop The Circuit of Up/Down Counter Lab 10: Up/Down Counter

3 Logic DesignLab 10. Up/Down CounterChun-Hsien Ko 4-bit Up/Down Counter Dept. of Electrical and Computer Eng., NCTU 3 00000001 1111 001000110100 11001011101010011000 0101 0110 0111 1110 1101 +1

4 Logic DesignLab 10. Up/Down CounterChun-Hsien Ko Dept. of Electrical and Computer Eng., NCTU 4 JK Flip-Flop

5 Logic DesignLab 10. Up/Down CounterChun-Hsien Ko Falling-edge Trigger JK Flip-Flop Dept. of Electrical and Computer Eng., NCTU 5

6 Logic DesignLab 10. Up/Down CounterChun-Hsien Ko T Flip-Flop https://www.youtube.com/watch?v=AZrtNXVTWIc Dept. of Electrical and Computer Eng., NCTU 6

7 Logic DesignLab 10. Up/Down CounterChun-Hsien Ko T Flip-Flop Dept. of Electrical and Computer Eng., NCTU 7

8 Logic DesignLab 10. Up/Down CounterChun-Hsien Ko Dept. of Electrical and Computer Eng., NCTU 8 Inputs of the 4 T flip flops T0, T1, T2, and T3 Outputs of the 4 T flip flops Q0, Q1, Q2 and Q3 T0T0 T1T1 T2T2 T3T3 Q0Q0 Q1Q1 Q2Q2 Q3Q3 Clock T 0 =1 and Q 0 =1 - - > T 1 =1 T 0 =1 and Q 0 =0 - - > T 1 =0 T 0 =1 and Q 0 =1 - - > T 1 =1 T 1 =1 and Q 1 =1 - - > T 2 =1 +1

9 Logic DesignLab 10. Up/Down CounterChun-Hsien Ko Dept. of Electrical and Computer Eng., NCTU 9 Inputs of the 4 T flip flops T0, T1, T2, and T3 Outputs of the 4 T flip flops Q0, Q1, Q2 and Q3 T0T0 T1T1 T2T2 T3T3 Q0Q0 Q1Q1 Q2Q2 Q3Q3 Clock T 0 =1 and Q 0 =0 - - > T 1 =1 T 0 =1 and Q 0 =1 - - > T 1 =0 T 0 =1 and Q 0 =0 - - > T 1 =1 T 1 =1 and Q 1 =0 - - > T 2 =1

10 Logic DesignLab 10. Up/Down CounterChun-Hsien Ko Dept. of Electrical and Computer Eng., NCTU 10 Circuit of 4-bit up/down counter Two inputs UP, DOWN Four outputs A1, A2, A3, A4 Up = 0Up = 1 Down = 0HoldUp Count Down = 1Down Count Up Count Why we need it?

11 Logic DesignLab 10. Up/Down CounterChun-Hsien Ko LAB 10: Implement a up/down counter IC and devices : 7404 (Inverter) x 1 7408 (AND) x 2 7432 (OR) x1 7473 (JK Flip-Flop) x 2 LED x 4 Clock Source: NC555 x1 470K Resistor x2 1 uF Capacitance x1 Dept. of Electrical and Computer Eng., NCTU 11


Download ppt "Dept. of Electrical and Computer Eng., NCTU 1 Lab 10. Up/Down Counter Presenter: Chun-Hsien Ko Contributors: Chung-Ting Jiang and Lin-Kai Chiu."

Similar presentations


Ads by Google