Presentation is loading. Please wait.

Presentation is loading. Please wait.

Tabuk University at Belle II Rachid Ayad*,, Mohammad Ayaz, Abdelkader Bousselham, Jamal Madani University Of Tabuk is member of Belle II since April 8,

Published byCharlene French Modified over 8 years ago

Similar presentations

Presentation on theme: "Tabuk University at Belle II Rachid Ayad*,, Mohammad Ayaz, Abdelkader Bousselham, Jamal Madani University Of Tabuk is member of Belle II since April 8,"— Presentation transcript:

1 Tabuk University at Belle II Rachid Ayad*,, Mohammad Ayaz, Abdelkader Bousselham, Jamal Madani University Of Tabuk is member of Belle II since April 8, 2011 Involved in Large Angle Beamstrahlung Monitor (LABM) construction, installation and operation effort. Estimating background for LABM in basf2 Involved in PXD DH sorting (This talk).

2 Tabuk University? Campus Now and Campus in few Years

3 Abdelkader’s Background for this Project Ph.D in Physics (2007), System and Instrumentation Physics Ph.D thesis “Data Acquisition and digital pulse processing for SPECT and PET” Skills: Digital Hardware Design, Simulation Synthesis and implementation, many years experience. Use of VHDL and all Mentor Graphics tools for computer aided design. Digital signal processing and implementation in DSP and FPGA. Experience with Xilinx FPGAs Embedded systems (PowerPC and Microblaze) Experience with testing and debugging complex systems (Oscilloscope, logic- analyzer) Analog electronics and PCB design

Download ppt "Tabuk University at Belle II Rachid Ayad*,, Mohammad Ayaz, Abdelkader Bousselham, Jamal Madani University Of Tabuk is member of Belle II since April 8,"

Similar presentations

© 2003 Xilinx, Inc. All Rights Reserved Course Wrap Up DSP Design Flow.

© 2003 Xilinx, Inc. All Rights Reserved Course Wrap Up DSP Design Flow.
Introduction To VHDL for Combinational Logic

Introduction To VHDL for Combinational Logic
VHDL - I 1 Digital Systems. 2 «The designer’s guide to VHDL» Peter J. Andersen Morgan Kaufman Publisher Bring laptop with installed Xilinx.

VHDL - I 1 Digital Systems. 2 «The designer’s guide to VHDL» Peter J. Andersen Morgan Kaufman Publisher Bring laptop with installed Xilinx.
IN2305-II Embedded Programming Lecture 2: Digital Logic.

IN2305-II Embedded Programming Lecture 2: Digital Logic.
University Of Vaasa Telecommunications Engineering Automation Seminar Signal Generator By Tibebu Sime 13 th December 2011.

University Of Vaasa Telecommunications Engineering Automation Seminar Signal Generator By Tibebu Sime 13 th December 2011.
Laboratory for SoC design TEMPUS meeting Niš, 15.05.2008.

Laboratory for SoC design TEMPUS meeting Niš,
Programmable logic devices / tools Programmable logic devices are digital logic devices, providing combinatorial logic (gates, look-up tables) and flip-flops.

Programmable logic devices / tools Programmable logic devices are digital logic devices, providing combinatorial logic (gates, look-up tables) and flip-flops.
CSE 670 Embedded System Design Using FPGAs Prof. Richard E. Haskell 115 Dodge Hall.

CSE 670 Embedded System Design Using FPGAs Prof. Richard E. Haskell 115 Dodge Hall.
COE Labs Objectives and Benefits. General Objectives 1.Students’ training using state-of-the-art facilities through course labs 2.Enable world-class research.

COE Labs Objectives and Benefits. General Objectives 1.Students’ training using state-of-the-art facilities through course labs 2.Enable world-class research.
BEEKeeper Remote Management and Debugging of Large FPGA Clusters Terry Filiba Navtej Sadhal.

BEEKeeper Remote Management and Debugging of Large FPGA Clusters Terry Filiba Navtej Sadhal.
Characterization Presentation Spring 2006 Implementation of generic interface To electronic components via USB2 Connection Supervisor Daniel Alkalay System.

Characterization Presentation Spring 2006 Implementation of generic interface To electronic components via USB2 Connection Supervisor Daniel Alkalay System.
Performed by : Rivka Cohen and Sharon Solomon Instructor : Walter Isaschar המעבדה למערכות ספרתיות מהירות High Speed Digital Systems Laboratory הטכניון.

Performed by : Rivka Cohen and Sharon Solomon Instructor : Walter Isaschar המעבדה למערכות ספרתיות מהירות High Speed Digital Systems Laboratory הטכניון.
Smart EQ Digital Stereo Equalizer Dustin Demontigny David Bull.

Smart EQ Digital Stereo Equalizer Dustin Demontigny David Bull.
Silicon Photomultiplier Readout Electronics for the GlueX Tagger Microscope Hall D Electronics Meeting, Newport News, Oct. 23-24, 2007 Richard Jones, Igor.

Silicon Photomultiplier Readout Electronics for the GlueX Tagger Microscope Hall D Electronics Meeting, Newport News, Oct , 2007 Richard Jones, Igor.
ENEE 408C Lab Capstone Project: Digital System Design Spring 2006 Class Web Site:

ENEE 408C Lab Capstone Project: Digital System Design Spring 2006 Class Web Site:
Performance Analysis of Processor Characterization Presentation Performed by : Winter 2005 Alexei Iolin Alexander Faingersh 307724211 Instructor: 306966912.

Performance Analysis of Processor Characterization Presentation Performed by : Winter 2005 Alexei Iolin Alexander Faingersh Instructor:
1 Fast Communication for Multi – Core SOPC Technion – Israel Institute of Technology Department of Electrical Engineering High Speed Digital Systems Lab.

1 Fast Communication for Multi – Core SOPC Technion – Israel Institute of Technology Department of Electrical Engineering High Speed Digital Systems Lab.
Reconfigurable Computing in the Undergraduate Curriculum Jason D. Bakos Dept. of Computer Science and Engineering University of South Carolina.

Reconfigurable Computing in the Undergraduate Curriculum Jason D. Bakos Dept. of Computer Science and Engineering University of South Carolina.
Performed by : Rivka Cohen and Sharon Solomon Instructor : Walter Isaschar המעבדה למערכות ספרתיות מהירות High Speed Digital Systems Laboratory הטכניון.

Performed by : Rivka Cohen and Sharon Solomon Instructor : Walter Isaschar המעבדה למערכות ספרתיות מהירות High Speed Digital Systems Laboratory הטכניון.
Implementation of DSP Algorithm on SoC. Characterization presentation Student : Einat Tevel Supervisor : Isaschar Walter Accompany engineer : Emilia Burlak.

Implementation of DSP Algorithm on SoC. Characterization presentation Student : Einat Tevel Supervisor : Isaschar Walter Accompany engineer : Emilia Burlak.

Similar presentations

Ads by Google