Download presentation
Presentation is loading. Please wait.
Published byMartin Potter Modified over 8 years ago
1
Testing Setup Top dark box : Avalanche LED driver, 100ps pulse jitter, Fast response LED Triggering from generator Optical Fibre Bottom Box MCP, TORCH FE Boards Data transferred via USB, Can add active air cooling
2
Firmware / Software FPGA firmware provides: –Raw data output for debug, –Zero suppressed data output, –Slow control HPTDC (via JTAG). Software: –Event display, –Histogram, –LED triggering for testing, –Temperature reading.
3
Power Consumption Estimation 16-CH Testing board 4 board per MCP Power per MCP: 13w (alternative: 8-ch NINO x2216mW) ICPower (mW) Note 32-ch NINO 380Low power version 8-ch HPTDC x2 1300x240Mhz, High/res, LVDS Small FPGA <100Small low power Spartan-6 USB controller 50 Board Total 3130
5
TORCH Front End Board 4 FE Boards per 8x8 MCP, 16-channel per board, 2x8-ch NINO, 2x8-ch HPTDC, one small FPGA, and USB controller USB socket, 5V DC power, analogue bias/ power for NINOs
6
Power Consumption Estimation ICPower (mW) Note 32-ch NINO x8 380x8Low power version 8-ch HPTDC x 32!! 1300x3240Mhz, High/res, LVDS FPGA<500Large Virtex 6 Ethernet/ Optical ??To be found out Board Total~50k !! 256-CH detector board 4 board per MCP Total power: 200W It’s a monster! Possibility of new HPTDC?
Similar presentations
© 2025 SlidePlayer.com. Inc.
All rights reserved.