Presentation is loading. Please wait.

Presentation is loading. Please wait.

STATIC CACHE PARTITIONING ROBUSTNESS ANALYSIS FOR EMBEDDED ON-CHIP MULTI- PROCESSORS Anca M. Molnos, Marc J.M. Heijligers, Jos T.J. van Eijndhoven NXP.

Published byMuriel Ward Modified over 8 years ago

Similar presentations

Presentation on theme: "STATIC CACHE PARTITIONING ROBUSTNESS ANALYSIS FOR EMBEDDED ON-CHIP MULTI- PROCESSORS Anca M. Molnos, Marc J.M. Heijligers, Jos T.J. van Eijndhoven NXP."— Presentation transcript:

1 STATIC CACHE PARTITIONING ROBUSTNESS ANALYSIS FOR EMBEDDED ON-CHIP MULTI- PROCESSORS Anca M. Molnos, Marc J.M. Heijligers, Jos T.J. van Eijndhoven NXP Semiconductors, HTC Sorin D. Cotofana Technical University of Delft

2 Outline Introduction Cache Partitioning Robustness Evaluation Methods Experiment Results Conclusion

3 Introduction Media applications are characterized by high requirements with respect to –computation –memory bandwidth Hierarchical caches are common ways to alleviates data availability problem. Robustness is one of the main required properties in media application domain.

4 Associativity Based Partitioning Each task gets a number of ways (columns) from every set of the cache. One task can flush out only its own cache ways in case of cache miss. Reducing the number of misses, speeding up the application. Number of allocable resources is restricted to the number of ways in a set.

5 Set Based Partitioning Each task gets a different amount of sets from the cache. Equivalent to address space partitioning. The number of resources allocable is large. Implementation is more ‘intrusive” into cache organization.

6 Internal Robustness Internal variations in tasks performance are due to switching of tasks. L2 sensitivity function is used for internal robustness analysis. Task sensitivity function: Application sensitivity function:

7 External Robustness (1/2) External variations are due to different input data set.

8 External Robustness (2/2) Stability matrix is used for external robustness analysis Application’s stability for particular input: Overall application stability:

9 Experiment Environments Multiprocessor platform: –4 Trimedia processors –Private instructions and data caches –Unified 4 ways associativity L2 cache Media workload: –MediaBench

10 Experiments Results Internal Robustness

11 Experiments Results Internal Robustness

12 Experiments Results External Robustness

13 Conclusion Static cache partitioning is quite robust: –Average sensitivity of 4% –Average stability 92% Future work – dynamic cache partitioning.

Download ppt "STATIC CACHE PARTITIONING ROBUSTNESS ANALYSIS FOR EMBEDDED ON-CHIP MULTI- PROCESSORS Anca M. Molnos, Marc J.M. Heijligers, Jos T.J. van Eijndhoven NXP."

Similar presentations

1a. Outline how the main memory of a computer can be partitioned b. What are the benefits of partitioning the main memory? It allows more than 1 program.

1a. Outline how the main memory of a computer can be partitioned b. What are the benefits of partitioning the main memory? It allows more than 1 program.
Philips Research ICS 252 class, February 3, 2000 1 The Trimedia CPU64 VLIW Media Processor Kees Vissers Philips Research Visiting Industrial Fellow

Philips Research ICS 252 class, February 3, The Trimedia CPU64 VLIW Media Processor Kees Vissers Philips Research Visiting Industrial Fellow
Parallel H.264 Decoding on an Embedded Multicore Processor

Parallel H.264 Decoding on an Embedded Multicore Processor
Topics covered: Memory subsystem CSE243: Introduction to Computer Architecture and Hardware/Software Interface.

Topics covered: Memory subsystem CSE243: Introduction to Computer Architecture and Hardware/Software Interface.
1 A Self-Tuning Cache Architecture for Embedded Systems Chuanjun Zhang*, Frank Vahid**, and Roman Lysecky *Dept. of Electrical Engineering Dept. of Computer.

1 A Self-Tuning Cache Architecture for Embedded Systems Chuanjun Zhang*, Frank Vahid**, and Roman Lysecky *Dept. of Electrical Engineering Dept. of Computer.
Better than the Two: Exceeding Private and Shared Caches via Two-Dimensional Page Coloring Lei Jin and Sangyeun Cho Dept. of Computer Science University.

Better than the Two: Exceeding Private and Shared Caches via Two-Dimensional Page Coloring Lei Jin and Sangyeun Cho Dept. of Computer Science University.
CSC457 Seminar YongKang Zhu December 6 th, 2001 About Network Processor.

CSC457 Seminar YongKang Zhu December 6 th, 2001 About Network Processor.
Enabling Efficient On-the-fly Microarchitecture Simulation Thierry Lafage September 2000.

Enabling Efficient On-the-fly Microarchitecture Simulation Thierry Lafage September 2000.
On-Chip Cache Analysis A Parameterized Cache Implementation for a System-on-Chip RISC CPU.

On-Chip Cache Analysis A Parameterized Cache Implementation for a System-on-Chip RISC CPU.
1 DIEF: An Accurate Interference Feedback Mechanism for Chip Multiprocessor Memory Systems Magnus Jahre †, Marius Grannaes † ‡ and Lasse Natvig † † Norwegian.

1 DIEF: An Accurate Interference Feedback Mechanism for Chip Multiprocessor Memory Systems Magnus Jahre †, Marius Grannaes † ‡ and Lasse Natvig † † Norwegian.
Using one level of Cache:

Using one level of Cache:
1 Lecture 16B Memories. 2 Memories in General Computers have mostly RAM ROM (or equivalent) needed to boot ROM is in same class as Programmable Logic.

1 Lecture 16B Memories. 2 Memories in General Computers have mostly RAM ROM (or equivalent) needed to boot ROM is in same class as Programmable Logic.
A Self-Tuning Cache Architecture for Embedded Systems Chuanjun Zhang, Vahid F., Lysecky R. Proceedings of Design, Automation and Test in Europe Conference.

A Self-Tuning Cache Architecture for Embedded Systems Chuanjun Zhang, Vahid F., Lysecky R. Proceedings of Design, Automation and Test in Europe Conference.
Multiprocessors Andreas Klappenecker CPSC321 Computer Architecture.

Multiprocessors Andreas Klappenecker CPSC321 Computer Architecture.
Improving the Efficiency of Memory Partitioning by Address Clustering Alberto MaciiEnrico MaciiMassimo Poncino Proceedings of the Design,Automation and.

Improving the Efficiency of Memory Partitioning by Address Clustering Alberto MaciiEnrico MaciiMassimo Poncino Proceedings of the Design,Automation and.
Page 1 CS Department Parallel Design of JPEG2000 Image Compression Xiuzhen Huang CS Department UC Santa Barbara April 30th, 2003.

Page 1 CS Department Parallel Design of JPEG2000 Image Compression Xiuzhen Huang CS Department UC Santa Barbara April 30th, 2003.
Evaluating Non-deterministic Multi-threaded Commercial Workloads Computer Sciences Department University of Wisconsin—Madison

Evaluating Non-deterministic Multi-threaded Commercial Workloads Computer Sciences Department University of Wisconsin—Madison
1 Balanced Cache:Reducing Conflict Misses of Direct-Mapped Caches through Programmable Decoders ISCA 2006,IEEE. By Chuanjun Zhang Speaker: WeiZeng.

1 Balanced Cache:Reducing Conflict Misses of Direct-Mapped Caches through Programmable Decoders ISCA 2006,IEEE. By Chuanjun Zhang Speaker: WeiZeng.
Adaptive Cache Compression for High-Performance Processors Alaa R. Alameldeen and David A.Wood Computer Sciences Department, University of Wisconsin- Madison.

Adaptive Cache Compression for High-Performance Processors Alaa R. Alameldeen and David A.Wood Computer Sciences Department, University of Wisconsin- Madison.
Automatic Tuning of Two-Level Caches to Embedded Applications Ann Gordon-Ross and Frank Vahid* Department of Computer Science and Engineering University.

Automatic Tuning of Two-Level Caches to Embedded Applications Ann Gordon-Ross and Frank Vahid* Department of Computer Science and Engineering University.

Similar presentations

Ads by Google