Download presentation
Presentation is loading. Please wait.
Published byGwendolyn Hill Modified over 8 years ago
1
VLSI 1 382M/460R Lab 2 DESIGN OF AN ARITHMETIC LOGIC UNIT (ALU)
2
Lab 2 Goals Become Familiar with Gate Level Design Flow Learn More Tools Design and Optimize for Speed Choose a good structure Perform logic reduction Compete in Speed
3
Arithmetic Logic Unit (alu) alu a[15:0]b[15:0] code[4:0] cin ab cout vout c[15:0] 16 5
4
Arithmetic Logic Unit (alu) a[15:0]b[15:0] code[4:0] cin cout vout c[15:0] 16 5 LogicCompareShifterAdder MUX
5
Logic Arithmetic A OR B A XOR B NOT A A AND B Logic a[15:0]b[15:0] code[4:0] c[15:0]
6
Condition Operation Less than Less than or equal Greater than Greater than or equal Equal Not equal Compare a[15:0]b[15:0] code[4:0] c[15:0]
7
Shifter Logic Left Logic Right Arithmetic Left Arithmetic Right Rotate Left Rotate Right Shifter a[15:0]b[15:0] code[4:0] c[15:0]
8
Shifter Logic shifts should shift in 0's Arithmetic left shift should shift in 0's Arithmetic right shift should shift in the most significant bit Rotate left shift should shift out the most significant bit to the least significant bit Rotate right shift should shift out the least significant bit to the most significant bit
9
16-bit Adder a[15:0]b[15:0] code[4:0] cin cout vout c[15:0] 16 5 16-bit adder
10
16-bit Adder Options Signed addition Unsigned addition Signed subtraction Unsigned subtraction Signed increment Signed decrement
11
16-bit Addition a[15:0] b[15:0] cin cout vout c[15:0] 111111 1 0000000000 0111111111000000 0001000000011100 0 0Overflow
12
Overflow (vout) Indicates Your Result Is Wrong The result exceeds the data width Situations That Can Cause Overflow P + P = N N + N = P P – N = N N – P = P
13
Design Flow in Lab 2 Design Derive schematic Verify Functionality Timing Analysis Place & Route Timing Analysis Compete in Speed at this Point
14
Design Text - Chapter 11, Section 2 Class notes External experience/research Innovation Family secret
15
Schematic Design Given standard cells complete with timing information INVX1, INVX4, NAND2X1, NOR3X1 No other components allowed (unless designed with standard cells) No memory elements Number indicates drive strength
16
Verify Functionality Tool: Verilog-XL Verify the gate level verilog netlist you design Write testfixture.verilog with test cases given on the web
17
Timing Analysis Tool: Primetime Text-based static timing analysis (STA) Reads in gate level verilog netlist Outputs critical path and delay
18
Primetime STA
19
Place & Route Tool: Encounter Layout completed by auto place and route (APR) Run timing analysis pre and post-layout (alu only)
20
Layout
21
Grading Lab A Part A takes 50% of total score in Lab 2 Functional Correctness: 30% Performance: 15% (Your max delay) Lab Report: 5% (Your explanation of your design) Lab B Part B takes 50% of total score in Lab 2 Functionality Correctness: 25% Speed: 15% APR correctness: 5% Lab Report: 5%
Similar presentations
© 2025 SlidePlayer.com. Inc.
All rights reserved.