Download presentation
Presentation is loading. Please wait.
Published byLawrence Britton Potter Modified over 8 years ago
1
Track Sorter Slave chip TSS ASICs TSM: 3 pASICs TRACO ASICs
2
TSS test jig
3
Server Board TRB1TRB2TRB3 TRB4 TRB5 TRB6 TRTH1TRTH2Sector Collector
4
“backplane” bus TRB SB/CB TRB trigger-, monitoring-, synch- data path Control path to Sector Collector to Slow Control JTAG, Parallel Interface
5
Server Board test system Crate VME Vme board with CPU Pentium II Rs232 PC serial port Server Board Pattern Units (pattern generator and readout module) 232 bits @ 40 MHz Adapter Board Trigger Link Rx LVDS link – data serialized @ 480 MHz 2 copper cables FTP class 6– 40 m 80 bits @ 40 MHz 232 bits @ 40 MHz
7
TSS1300 tested chips (yield 94%) done sep 2003 TSMS TSMD 850 tested chips (yield 97%) done jan 2004 SB290 boards (yield 95%) 40 available sep03 burn in 50 in may04 200 in nov.04 SectColl63 boardsproto sep04 prod spring05 OptoRX63 boardsproto sep04
Similar presentations
© 2025 SlidePlayer.com. Inc.
All rights reserved.