Download presentation
Presentation is loading. Please wait.
Published byHugh Shields Modified over 8 years ago
1
Netherlands Institute for Radio Astronomy 1 ASTRON is part of the Netherlands Organisation for Scientific Research (NWO) Board Design Gijs Schoonderbeek Sjouke Zwier
2
2 Contents Signal Processing Flow Starting Points for Board Design Design Issues Conclusion
3
3 Signal Processing Flow Data Path
4
4 Types of Processing Input processing filterbank digital receiver Output processing: beamformer correlator pulsar processing Architecture uses: independency of subbands independency of beams
5
5 Starting Points for Board Design Standalone and modular board Standard Interfaces (10GbE) Direct ADC-interface 1 Second of data storage/buffer (FIFO)
6
6 UniBoard Top View
7
7 UniBoard Design (1) 2x 16 bit LVDS 4x 10 Gbps INOUT
8
8 UniBoard Design (1) 2x 16 bit LVDS 4x 10 Gbps INOUT
9
9 Layer build up for 10 layer (left), 12 layer (mid) and 14 layer (right) 2.4mm PCB. UniBoard Design (2)
10
10 Board Layout for SPF+ UniBoard Design (3)
11
11 UniBoard Design (4) Power Power Supply Block Diagram
12
12 UniBoard Design (5) Power eachNumberTotal FPGA (8 FPGA’s)20 W8160 W Interfaces (8 interfaces)2.5 W820 W Memory (4 modules)4 W416 W Power supply20%140 W Total Power236 W Total Power Estimation Summarized
13
13 UniBoard Design (6) In and Output Interfaces Block diagram optical interface
14
14 UniBoard Design (7) UNIBOARD Physical Dimensions size H x D x T 9HE (366.7) x 280 x 2.4mm Board setup 2 x SODIMM_DD3 Back side (8GB) FAN Cooling QDRII+ 2 x 36MBit
15
15 Challenges Ramp up to 400 MHz clock speed More FPGAs (8) on one board Use of FPGA transceivers High-speed PCB design Power consumption Routing of data packets On board memory/bandwidth constraints
16
16 Conclusion Full 9HE board Uniboard can be used in both directions Uniboard standard serial SFP+ 10GbE interfaces on input DDR3 memory for storage / buffering
Similar presentations
© 2025 SlidePlayer.com. Inc.
All rights reserved.