Presentation is loading. Please wait.

Presentation is loading. Please wait.

Hankuk University of Foreign Studies Radio Communication Systems Lab. 1 Digital IC design (8)

Published byMargaretMargaret Chambers Modified over 8 years ago

Similar presentations

Presentation on theme: "Hankuk University of Foreign Studies Radio Communication Systems Lab. 1 Digital IC design (8)"— Presentation transcript:

1 Hankuk University of Foreign Studies Radio Communication Systems Lab. 1 Digital IC design (8) 2012. 05.18

2 Hankuk University of Foreign Studies Radio Communication Systems Lab. Practice with EasySoC-100 2

3 Hankuk University of Foreign Studies Radio Communication Systems Lab. Practice with EasySoC-100  EasySoC-100 FPCA JTAG connect to PC  Create project as below

4 Hankuk University of Foreign Studies Radio Communication Systems Lab. Practice with EasySoC-100  Create VHDL file

5 Hankuk University of Foreign Studies Radio Communication Systems Lab. Practice with EasySoC-100  library ieee;  use ieee.std_logic_1164.all;  use ieee.std_logic_unsigned.all;  entity exam is  port(rstb: in std_logic;key: in std_logic_vector(7 downto 0);  led_out: out std_logic_vector(7 downto 0));  end exam;  architecture design1 of exam is  signal clk_div:std_logic;  begin  process(key, rstb)  begin  if(rstb = '0')then  led_out <= "00000000";  else  case(key)is  when "10000000"=>led_out <= "11111110";  when "01000000"=>led_out <= "11111101";  when "00100000"=>led_out <= "11111011";  when "00010000"=>led_out <= "11110111";   when "00001000"=>led_out <= “11101111";  when "00000100"=>led_out <= “11011111";  when "00000010"=>led_out <= “10111111";  when "00000001"=>led_out <= “01111111";  when others =>led_out <= "11111111";  end case;  end if;  end process;  end design1; 5

6 Hankuk University of Foreign Studies Radio Communication Systems Lab. Practice with EasySoC-100  After compilation, we need to set pin in EasySoC-100

7 Hankuk University of Foreign Studies Radio Communication Systems Lab. 7 Practice with EasySoC-100  Pin assign

8 Hankuk University of Foreign Studies Radio Communication Systems Lab. Practice with EasySoC-100  After setting pins, start compilation again  Click programmer button

9 Hankuk University of Foreign Studies Radio Communication Systems Lab. 9 Practice with EasySoC-100 1. Add Hardware 2. ByteBlasterMV or ByteBlaster II 3. Choose ByteBlasterII

10 Hankuk University of Foreign Studies Radio Communication Systems Lab. Practice with EasySoC-100  Double click and select.sof file for programming FPGA  After click Start, wait 100% progress

11 Hankuk University of Foreign Studies Radio Communication Systems Lab. Practice with EasySoC-100 11 1. Program/Configure check 2. Start 3. Download

12 Hankuk University of Foreign Studies Radio Communication Systems Lab. Report 12

13 Hankuk University of Foreign Studies Radio Communication Systems Lab. 13 Download to FPGA (3) 1. Auto Detect 2. Double click 3. led_controller.sof

14 Hankuk University of Foreign Studies Radio Communication Systems Lab. 14 Led control by Keypad (2)  Pin number of LED & Keypad

15 Hankuk University of Foreign Studies Radio Communication Systems Lab. 15 Led control by Keypad (3)  Pin assign

Download ppt "Hankuk University of Foreign Studies Radio Communication Systems Lab. 1 Digital IC design (8)"

Similar presentations

Digital Logic with VHDL EE 230 Digital Systems Fall 2006 (10/17/2006)

Digital Logic with VHDL EE 230 Digital Systems Fall 2006 (10/17/2006)
1 Lecture 13 VHDL 3/16/09. 2 VHDL VHDL is a hardware description language. The behavior of a digital system can be described (specified) by writing a.

1 Lecture 13 VHDL 3/16/09. 2 VHDL VHDL is a hardware description language. The behavior of a digital system can be described (specified) by writing a.
Quad 2-to-1 and Quad 4-to-1 Multiplexers Discussion D2.4 Example 7.

Quad 2-to-1 and Quad 4-to-1 Multiplexers Discussion D2.4 Example 7.
History TTL-logic PAL (Programmable Array Logic)

History TTL-logic PAL (Programmable Array Logic)
Arbitrary Waveform Discussion 5.5 Example 34.

Arbitrary Waveform Discussion 5.5 Example 34.
Decoders Discussion D9.5 Example 25. Decoders 3-to-8 Decoder decoder38.vhd library IEEE; use IEEE.STD_LOGIC_1164.all; use IEEE.STD_LOGIC_unsigned.all;

Decoders Discussion D9.5 Example 25. Decoders 3-to-8 Decoder decoder38.vhd library IEEE; use IEEE.STD_LOGIC_1164.all; use IEEE.STD_LOGIC_unsigned.all;
1 VLSI DESIGN USING VHDL Part II A workshop by Dr. Junaid Ahmed Zubairi.

1 VLSI DESIGN USING VHDL Part II A workshop by Dr. Junaid Ahmed Zubairi.
Shifters Discussion D7.1 Example 18. 4-Bit Shifter.

Shifters Discussion D7.1 Example Bit Shifter.
Top-level VHDL Designs

Top-level VHDL Designs
Generic Multiplexers: Parameters Discussion D2.5 Example 8.

Generic Multiplexers: Parameters Discussion D2.5 Example 8.
2-to-1 Multiplexer: if Statement Discussion D2.1 Example 4.

2-to-1 Multiplexer: if Statement Discussion D2.1 Example 4.
Decoders and Encoders Lecture L4.2. Decoders and Encoders Binary Decoders Binary Encoders Priority Encoders.

Decoders and Encoders Lecture L4.2. Decoders and Encoders Binary Decoders Binary Encoders Priority Encoders.
Introduction to VHDL VHDL Tutorial R. E. Haskell and D. M. Hanna T1: Combinational Logic Circuits.

Introduction to VHDL VHDL Tutorial R. E. Haskell and D. M. Hanna T1: Combinational Logic Circuits.
Digilent Spartan 3 Board Lecture L2.2

Digilent Spartan 3 Board Lecture L2.2
FPGAs and VHDL Lecture L12.1. FPGAs and VHDL Field Programmable Gate Arrays (FPGAs) VHDL –2 x 1 MUX –4 x 1 MUX –An Adder –Binary-to-BCD Converter –A Register.

FPGAs and VHDL Lecture L12.1. FPGAs and VHDL Field Programmable Gate Arrays (FPGAs) VHDL –2 x 1 MUX –4 x 1 MUX –An Adder –Binary-to-BCD Converter –A Register.
Structural VHDL VHDL Tutorial R. E. Haskell and D. M. Hanna T3: ALU Design.

Structural VHDL VHDL Tutorial R. E. Haskell and D. M. Hanna T3: ALU Design.
Counters Discussion D5.3 Example 33. Counters 3-Bit, Divide-by-8 Counter 3-Bit Behavioral Counter in Verilog Modulo-5 Counter An N-Bit Counter.

Counters Discussion D5.3 Example 33. Counters 3-Bit, Divide-by-8 Counter 3-Bit Behavioral Counter in Verilog Modulo-5 Counter An N-Bit Counter.
Electrical and Computer Engineering How to Program with JTAG ECE 353 – Computer Systems lab I Mike O’Malley Tom Stack September 20 th 2005.

Electrical and Computer Engineering How to Program with JTAG ECE 353 – Computer Systems lab I Mike O’Malley Tom Stack September 20 th 2005.
Introduction to VHDL Multiplexers. Introduction to VHDL VHDL is an acronym for VHSIC (Very High Speed Integrated Circuit) Hardware Description Language.

Introduction to VHDL Multiplexers. Introduction to VHDL VHDL is an acronym for VHSIC (Very High Speed Integrated Circuit) Hardware Description Language.
4-to-1 Multiplexer: case Statement Discussion D2.3 Example 6.

4-to-1 Multiplexer: case Statement Discussion D2.3 Example 6.

Similar presentations

Ads by Google