1. Chapter 5 - Internal Memory 5.1 Semiconductor Main Memory 5.2 Error Correction 5.3 Advanced DRAM Organization

2. 5.1 What are the key properties of semiconductor memory? They exhibit two stable (or semistable) states, which can be used to represent binary 1 and 0; they are capable of being written into (at least once), to set the state; they are capable of being read to sense the state. REVIEW QUESTIONS

3. 5.2 What are two interpretations of the term random- access memory? (1) A memory in which individual words of memory are directly accessed through wired-in addressing logic. (2) Semiconductor main memory in which it is possible both to read data from the memory and to write new data into the memory easily and rapidly.

4. 5.3 What is the difference between DRAM and SRAM in terms of application? SRAM is used for cache memory (both on and off chip), and DRAM is used for main memory.

5. 5.4 What is the difference between DRAM and SRAM in terms of characteristics such as speed, size, and cost? SRAMs generally have faster access times than DRAMs. DRAMS are less expensive and smaller than SRAMs.

6. 5.5 Explain why one type of RAM is considered to be analog and the other digital. A DRAM cell is essentially an analog device using a capacitor; the capacitor can store any charge value within a range; a threshold value determines whether the charge is interpreted as 1 or 0. A SRAM cell is a digital device, in which binary values are stored using traditional flip-flop logic-gate configurations.

7. 5.6 What are some applications for ROM? Microprogrammed control unit memory; library subroutines for frequently wanted functions; system programs; function tables.

8. 5.7 What are the differences among EPROM, EEPROM, and flash memory? EPROM is read and written electrically; before a write operation, all the storage cells must be erased to the same initial state by exposure of the packaged chip to ultraviolet radiation. Erasure is performed by shining an intense ultraviolet light through a window that is designed into the memory chip. EEPROM is a read-mostly memory that can be written into at any time without erasing prior contents; only the byte or bytes addressed are updated. Flash memory is intermediate between EPROM and EEPROM in both cost and functionality. Like EEPROM, flash memory uses an electrical erasing technology. An entire flash memory can be erased in one or a few seconds, which is much faster than EPROM. In addition, it is possible to erase just blocks of memory rather than an entire chip. However, flash memory does not provide byte-level erasure. Like EPROM, flash memory uses only one transistor per bit, and so achieves the high density (compared with EEPROM) of EPROM.

9. 5.8 Explain the function of each pin in Figure 5.4b. A0 - A1 = address lines:. CAS = column address select:. D1 - D4 = data lines. NC: = no connect. OE: output enable. RAS = row address select:. Vcc: = voltage source. Vss: = ground. WE: write enable.

10. 5.9 What is a parity bit? A bit appended to an array of binary digits to make the sum of all the binary digits, including the parity bit, always odd (odd parity) or always even (even parity).

11. 5.10 How is the syndrome for the Hamming code interpreted? A syndrome is created by the XOR of the code in a word with a calculated version of that code. Each bit of the syndrome is 0 or 1 according to if there is or is not a match in that bit position for the two inputs. If the syndrome contains all 0s, no error has been detected. If the syndrome contains one and only one bit set to 1, then an error has occurred in one of the 4 check bits. No correction is needed. If the syndrome contains more than one bit set to 1, then the numerical value of the syndrome indicates the position of the data bit in error. This data bit is inverted for correction.

12. 5.11 How does SDRAM differ from ordinary DRAM? Unlike the traditional DRAM, which is asynchronous, the SDRAM exchanges data with the processor synchronized to an external clock signal and running at the full speed of the processor/memory bus without imposing wait states.

13. SHORT ANSWER 1. In earlier computers the most common form of random-access storage for computer main memory employed an array of doughnut-shaped ferromagnetic loops referred to as __________. cores 2. RAM, ROM, PROM, EPROM, EEPROM, and flash memory are all examples of __________ memory types. semiconductor 3. A _________ RAM is made with cells that store data as charge on capacitors. dynamic 4. A __________ RAM is a digital device that uses the same logic elements used in the processor. static 5. Three common forms of read-mostly memory are: EPROM, EEPROM, and _________. flash memory

14. 6. A __________ failure is a permanent physical defect so that the memory cell or cells affected cannot reliably store data but become stuck at 0 or 1 or switch erratically between 0 and 1. hard 7. A __________ error is a random, nondestructive event that alters the contents of one or more memory cells without damaging the memory. soft 8. The simplest of the error-correcting codes is the _________ code. Hamming 9. One of the most widely used forms of DRAM is the _________ DRAM. synchronous 10. The DRAM schemes that currently dominate the market are: SDRAM, DDR- DRAM, and _________. RDRAM

15. 11. __________ chips are vertical packages with all pins on one side and can exchange data with the processor over 28 wires no more than 12 centimeters long. RDRAM 12. _________, developed by Mitsubishi, integrates a small SRAM cache onto a generic DRAM chip. Cache DRAM (CDRAM) 13. A new version of SDRAM, referred to as __________, can send data twice per clock cycle, once on the rising edge of the clock pulse and once on the falling edge. Double-data-rate SDRAM (DDR SDRAM) 14. The traditional __________ chip is constrained both by its internal architecture and by its interface to the processor’s memory bus. DRAM 15. A typical DRAM pin configuration will include the __________ pin if necessary in order to have an even number of pins. no connect (NC)