Download presentation
Presentation is loading. Please wait.
1
17/12/2015Spicy Schematics & Circuit Simulation Design Report © 20112013 iSchematics.com Home Spicy SWAN Design Report https://www.ischematics.com/webspicy/report.py?RCODE=24817231766705364677aswww.ischematics.com/webspicy/report.py?RCODE=24817231766705364677as1/21/2
2
17/12/2015Spicy Schematics & Circuit Simulation Design Report © 20112013 iSchematics.com https://www.ischematics.com/webspicy/report.py?RCODE=24817231766705364677aswww.ischematics.com/webspicy/report.py?RCODE=24817231766705364677as2/22/2 Copyright © 20112015 iSchematics LLC [circuit, simulation, simulator, ipad, ios, schematics, schematic, pspice for ipad, spice for ipad, spice for ios, schematic capture, circuit design, circuit design on ipad, circuit design for ipad, circuit simulation, circuit simulation for ipad, circuit simulation on ipad, electronics, electronic, Spicy Schematics, tablet, tablets, mobile, touch, ipad circuit simulator] iPhone and iPad are trademarks of Apple Inc. * 20150215033536 ******************HEAD********************* * SWAN/DWS Netlist and simulation file * Copyright 19852015 Piero Belforte and Giancarlo Guaschino * Generated by: SPICY SWAN (ischematics.com) * File: BEATTY ****************************************** * Author: pierobelforte * Date: Fri Feb 13 2015 * Desc: TDR RESPONSE OF BEATTY DUT * LOSSLESS & LOSSY MODEL * Ref, DesignCon 2005 * Fundamentals of PCB Materials and Fabrication (Neves). * Optmized params to fit TD responses. ******************ENDHEAD****************** * CKT START T0 7 0 11 0 Z0=50 TD=75p T1 11 0 12 0 Z0=25 TD=150p T2 12 0 4 0 Z0=50 TD=75p R0 4 0 50R0 4 0 50 V0 7 0 PULSE(0 2 0ps 60ps) ERFC 50 R1 1 0 50R1 1 0 50 V1 6 0 PULSE(0 2 0ps 60ps) ERFC 50 BT0 6 0 13 0 S11=PWL(0ps 0 20ps.005 4ns 0) Z0=49 TD=0 S21=PWL(0ps 0 10ps.9 30ps.97 2ns 1) Z0=49 BT2 13 0 14 0 S11=PWL(0ps 0 24ps.006 4ns 0) Z0=25 TD=0 S21=PWL(0ps 0 5ps.7 10ps.9 40ps.97 2ns 1 X1 1 10 DIFFERENT_DIG BT1 14 0 1 0 S11=PWL(0ps 0 20ps.005 4ns 0) Z0=49 TD=0 S21=PWL(0ps 0 10ps.9 30ps.97 2ns 1) Z0=49 X2 6 9 DIFFERENT_DIG * {RS} N_S21_1=1 N_8=3 N_S21_2=4 N_4=5 N_S11_1=6 N_S11=7 N_3=8 N_DS11_1=9 N_DS21_1=10 UN_3=11 UN_4= ****************************************** * MODELS USED IN CIRCUIT ****************************************** ********************** * Spicy SWAN SWAN Model File * http://ischematics.comhttp://ischematics.com * Author: pierobelforte * Date: Mon 02 Feb 2015 10:55:14 GMT * Notes: ONETSTEP DIFFERENTIATOR ********************** * ** *.SUBCKT DIFFERENT_DIG 1 3 * IN OUT E_TSTEP_DELAY 2 0 1 0 1.0 0N E_DIFF 3 0 1 2 1.0 0N ****************************************** * MODELS USED IN CIRCUIT ******************************************.ENDS DIFFERENT_DIG * CKT END ****************************************** * Simulations * Note: This portion below is updated when you simulate ******************************************.OPTIONS DELAYMETH=INTERPOLATION.TEMP 27.TRAN TSTEP=1e12 TSTOP=2e9 TSTART=0e9 LIMPTS=1000 A(V0,7) A(V1,6) V(9) V(10) V(1) V(4).END
![17/12/2015Spicy Schematics & Circuit Simulation Design Report © 20112013 iSchematics.com RCODE= aswww.ischematics.com/webspicy/report.py RCODE= as2/22/2 Copyright © 20112015 iSchematics LLC [circuit, simulation, simulator, ipad, ios, schematics, schematic, pspice for ipad, spice for ipad, spice for ios, schematic capture, circuit design, circuit design on ipad, circuit design for ipad, circuit simulation, circuit simulation for ipad, circuit simulation on ipad, electronics, electronic, Spicy Schematics, tablet, tablets, mobile, touch, ipad circuit simulator] iPhone and iPad are trademarks of Apple Inc.](http://images.slideplayer.com./63/11809641/slides/slide_2.jpg "* 20150215033536 ******************HEAD********************* * SWAN/DWS Netlist and simulation file * Copyright 19852015 Piero Belforte and Giancarlo Guaschino * Generated by: SPICY SWAN (ischematics.com) * File: BEATTY ****************************************** * Author: pierobelforte * Date: Fri Feb * Desc: TDR RESPONSE OF BEATTY DUT * LOSSLESS & LOSSY MODEL * Ref, DesignCon 2005 * Fundamentals of PCB Materials and Fabrication (Neves). * Optmized params to fit TD responses. ******************ENDHEAD****************** * CKT START T Z0=50 TD=75p T Z0=25 TD=150p T Z0=50 TD=75p R R V0 7 0 PULSE(0 2 0ps 60ps) ERFC 50 R R V1 6 0 PULSE(0 2 0ps 60ps) ERFC 50 BT S11=PWL(0ps 0 20ps.005 4ns 0) Z0=49 TD=0 S21=PWL(0ps 0 10ps.9 30ps.97 2ns 1) Z0=49 BT S11=PWL(0ps 0 24ps.006 4ns 0) Z0=25 TD=0 S21=PWL(0ps 0 5ps.7 10ps.9 40ps.97 2ns 1 X DIFFERENT_DIG BT S11=PWL(0ps 0 20ps.005 4ns 0) Z0=49 TD=0 S21=PWL(0ps 0 10ps.9 30ps.97 2ns 1) Z0=49 X2 6 9 DIFFERENT_DIG * {RS} N_S21_1=1 N_8=3 N_S21_2=4 N_4=5 N_S11_1=6 N_S11=7 N_3=8 N_DS11_1=9 N_DS21_1=10 UN_3=11 UN_4= ****************************************** * MODELS USED IN CIRCUIT ****************************************** ********************** * Spicy SWAN SWAN Model File * * Author: pierobelforte * Date: Mon 02 Feb :55:14 GMT * Notes: ONETSTEP DIFFERENTIATOR ********************** * ** *.SUBCKT DIFFERENT_DIG 1 3 * IN OUT E_TSTEP_DELAY N E_DIFF N ****************************************** * MODELS USED IN CIRCUIT ******************************************.ENDS DIFFERENT_DIG * CKT END ****************************************** * Simulations * Note: This portion below is updated when you simulate ******************************************.OPTIONS DELAYMETH=INTERPOLATION.TEMP 27.TRAN TSTEP=1e12 TSTOP=2e9 TSTART=0e9 LIMPTS=1000 A(V0,7) A(V1,6) V(9) V(10) V(1) V(4).END.")
Similar presentations
