Presentation is loading. Please wait.

Presentation is loading. Please wait.

. ASAP 2017 Ramine Roane Sr Dir Product Planning July 12, 2017.

Similar presentations


Presentation on theme: ". ASAP 2017 Ramine Roane Sr Dir Product Planning July 12, 2017."— Presentation transcript:

1 . ASAP 2017 Ramine Roane Sr Dir Product Planning July 12, 2017

2 Xilinx “All Programmable” Solutions Coverage
Computer Architecture Digital Logic Image and Video Processing On Chip Networks Speech Recognition FEC Coding Hardware Software Co-Design Encryption Ideal for Teaching and Research CAD Tools Dynamically Reconfigurable Systems High Performance Computing Networking Configurable Computing Digital Signal Processing Embedded Systems Robotics

3 Examples of State-of-the-Art Projects
Source:

4 Enabling Innovation from the Edge to the Cloud
Innovation at Cloud scale Innovation at the edge Application Developers (Python, C, C++, OpenCL, VHDL, Verilog…)

5 FPGA Accelerators at Cloud Scale
Genomics Big Data Analytics Search 10x 70-80x Financial Analytics >50x 10-100x 5-10x less power Machine Learning Video Transcoding Xilinx reduced precision DNN >10x GPU >25x programming models Cloud-based (Xilinx tools on the Cloud) On-Premise tools (install locally) – free for Universities

6 Hot Research: Machine Learning & Custom Optimization
Trimming, Compression Reduced, fixed point vs. FP16 CNN moving to int16 and int8 with little loss in accuracy Research in BNN is improving quickly 1-bit accuracy The extreme case of 1-bit Precision Expense in accuracy but improving quickly HOT Research Area!

7 Custom Precision & Performance Advantage
TOPS 1b 93 22 221 P4 TPU XLNX Reducing precision from 8b to 1b shrinks cost by 64x Potential to scale CNN performance to above 200TOPS TOPS 8b 8b 1b 1b 1b 1b 1b 1b 1b 1b 1b 1b 1b 1b 1b 1b 1b 1b 1b 4x 1b 1b 1b 1b 1b 1b 1b 1b 1b 1b 1b 1b 1b 1b 1b Theoretical peak for TPU and P4 and VU13P, 1.25LUTs/op, 400MHz, 80% 1b 1b 1b 1b 1b 1b 1b 1b 4b Opensourced for PYNQ 93 1b 1b 1b 1b 1b 1b 1b 1b 64x 1b 1b 1b 1b 1b 1b 1b 1b 1b 1b 1b 1b 1b 1b 1b 1b 22 22 10 1b 1b 1b 1b 1b 1b 1b 1b TPU P4 XLNX

8 Takeaways Xilinx “All Programmable” devices ideal of research in EE & CS Hardware programmability enables novel approaches & breakthroughs From the Edge to the Cloud Strong University program that supports young researchers


Download ppt ". ASAP 2017 Ramine Roane Sr Dir Product Planning July 12, 2017."

Similar presentations


Ads by Google