Presentation is loading. Please wait.

Presentation is loading. Please wait.

LOGIC GATE TIMING DIAGRAM.

Similar presentations


Presentation on theme: "LOGIC GATE TIMING DIAGRAM."— Presentation transcript:

1 LOGIC GATE TIMING DIAGRAM

2 And gate timing diagram

3 OR Gate Timing diagrams

4 Inverter Timing diagrams

5 The NAND Gate Timing diagrams

6 NAND Gate is a Universal Gate

7 The NOR Gate Timing diagrams

8 NOR Gate is a universal gate

9 The Exclusive-OR Gates
Try the timing diagram!!!

10 The Exclusive-NOR Gates
Try the timing diagram!!!

11 Boolean Algebra Mathematics of digital system Important in the analysis of logic circuit Boolean algebra defines 3 operations: addition, multiplication, and complementation. These correspond to the logic operations OR, AND and NOT respectively.

12 Boolean Addition and Multiplication
The rules for Boolean Addition are: The rules for Boolean Multiplication are:

13 Commutative Law

14 Associative Law

15 Distributive Law

16 Digital IC What is IC? An integrated circuit (IC) is a silicon semiconductor crystal, called a chip, containing the electronic components for constructing digital gates. Various gates connected inside to form required ckt. Logic Gates are the basic building blocks of Digital Logics and Circuits. Digital ICs are often categorized according to the complexity of their circuits, as measured by the number of logic gates in a single package.

17 Digital IC packaging density

18 Positive and Negative logic

19 Positive and Negative logic

20 Digital ICs Digital ICs are classified not only by their complexity or logical operation, but also by the specific circuit technology to which they belong. The circuit technology is referred to as a digital logic family. Each logic family has its own basic electronic circuit upon which more complex digital circuits and components are developed. The basic circuit in each technology is a NAND, NOR, or inverter gate.

21 Digital IC Logic Family
RTL : (Resistor-Transistor Logic) DTL : (Diode-Transistor Logic) TTL : (Transistor-Transistor Logic) ECL : (Emitter-Coupled Logic) MOS : (Metal-Oxide Semiconductor) CMOS : (Complementary MOS)

22 Any question?


Download ppt "LOGIC GATE TIMING DIAGRAM."

Similar presentations


Ads by Google