Presentation is loading. Please wait.

Presentation is loading. Please wait.

KITRC CIRCUIT & NETWORKS MADE BY AGNA PATEL:

Similar presentations


Presentation on theme: "KITRC CIRCUIT & NETWORKS MADE BY AGNA PATEL:"— Presentation transcript:

1 KITRC CIRCUIT & NETWORKS MADE BY AGNA PATEL:130260111011
AESHA CHAUHAN: 22-Apr-18

2 CONTENTS Definitions Kirchoff’s Voltage Law (KVL)
Kirchoff’s Current Law (KCL) Nodal analysis Mesh analysis 22-Apr-18

3 BRANCHES AND NODES Branch: elements connected end-to-end,
nothing coming off in between (in series) Node: place where elements are joined—entire wire 22-Apr-18

4 NOTATION: NODE VOLTAGES
The voltage drop from node X to a reference node (ground) is called the node voltage Vx. Example: a b + + + Vb Va _ _ _ ground 22-Apr-18

5 Linear network Nonlinear network
– A circuit or network to parameter are R,L,C are always constant irrespective of change in time .voltage, temp., known as linear network. Nonlinear network A circuit whose parameter changes there value with change in time, temp ,voltage is known as non linear parameter. 22-Apr-18

6 Bilateral network – Unilateral network –
A circuit characteristic behavior irrespective of direction of current to various element is known as bilateral network Unilateral network – A circuit whose operation behavior is depended on direction of current to various element is known as unilateral network 22-Apr-18

7 Passive network Active network
A circuit which contains number any kind of source is called passive network . Example – R,L,C. Active network A circuit which consist of at least one source of energy is called active network. example – voltage source, ac/dc signal, generator , transistor. 22-Apr-18

8 KIRCHOFF’S VOLTAGE LAW (KVL)
The sum of the voltage drops around any closed loop is zero. We must return to the same potential (conservation of energy). + - V 1 Path “drop” + - V 2 Path “rise” or “step up” (negative drop) Closed loop: Path beginning and ending on the same node Our trick: to sum voltage drops on elements, look at the first sign you encounter on element when tracing path 22-Apr-18

9 KVL EXAMPLE Path 1: Path 2: Path 3: Examples of three closed paths: v2
vc va + 3 2 1 vb v3 v2 - b Examples of three closed paths: a c Path 1: Path 2: Path 3: 22-Apr-18

10 KCL [KIRCHOFF CURRENT LAW]
“Algebraic sum” of currents entering node = 0 where “algebraic sum” means currents leaving are included with a minus sign “Algebraic sum” of currents leaving node = 0 currents entering are included with a minus sign 22-Apr-18

11 KIRCHHOFF’S CURRENT LAW EXAMPLE
Currents entering the node: 24 A Currents leaving the node: 4 A + 10 A + i Three formulations of KCL: 22-Apr-18

12 Nodal Analysis The selection of mesh current and the application established the mesh analysis For the solution of networks. this was studied in the previous section . In this section ,the same solution Is found by introducing the set of the equation by the application Of kirchoff’s current law . this method is known as nodal analysis. Steps 1. While assuming branch currents, make sure that each unknown branch Current is considered at least once. 2. Convert voltage source present into their equivalent current sources for node analysis where possible. 22-Apr-18

13 3.Follow the same sign convention ,currents entering at node
are to be considered positive, while current leaving the node are to be considered as negative. 4.Select the direction of branch current leaving the respective nodes. 22-Apr-18

14 Super node By considering the above figure nodes v2 and v3 are connected directly Through a voltage source without any circuit element . The region surrounding a voltage source which connects two nodes directly is called super node . V2 =v3 + v x 22-Apr-18

15 Super node : circuit 22-Apr-18

16 Nodal Analysis: Concept Illustration:
Figure 6.1: Partial circuit used to illustrate nodal analysis. Eq 6.1 3 22-Apr-18

17 Clearing the previous equation gives,
Nodal Analysis Clearing the previous equation gives, Eq 6.2 We would need two additional equations, from the remaining circuit, in order to solve for V1, V2, and V3 4 22-Apr-18

18 Nodal Analysis: Example
Given the following circuit. Set-up the equations to solve for V1 and V2. Also solve for the voltage V6. Figure 6.2: Circuit for Example 6.1. 5 22-Apr-18

19 Nodal Analysis: Example : Set up for solution.
Eq 6.3 Eq 6.4 Eq 6.5 Eq 6.6 7 22-Apr-18

20 Mesh Analysis The branch current is resultant current flowing through particular branch of circuit mesh current is fictitious current assumed to be common to all the elements of particular mesh in ckt. Mesh currents are sort of fictitious in that a particular mesh current does not define the current in each branch of the mesh to which it is assigned. 22-Apr-18

21 Super mesh We assume the current source to be open circuited and create a new mesh called the supermesh . A supermesh constitute by two adjust meshes that have a common current source . We can apply kvl only to those meshes in modified network . This technique is useful as it does not increase the number of eqation to be solved . 22-Apr-18

22 Steps for mesh analysis
1.certain that n/w is play n/w or mesh analysis is not applicable. 2.Make neat simple circuit diagram indicate all element and source value. 3.Asssuming that the circuit has m mesh assign a clockwise mesh current in each mesh. 22-Apr-18

23 The assigned mesh current should not be change.
4.If circuit contain only voltage sources apply kvl around each mesh If circuit has only independent voltage source .equate the clockwise sum of all resistance voltage to counter clockwise sum of all source voltage and order the terms of I1 to Im. For each dependent voltage source present ,relate the voltage source and controlling quantity to variable. 5.If circuit contains current source create a super mesh for each one that is common to two mesh by applying kvl around large loop formed by branches not common to mesh.kvl not need be applied to mesh containing current source that lies on perimeter of entire circuit. The assigned mesh current should not be change. 22-Apr-18

24 Basic Circuits Mesh Analysis: Eq 7.1
Figure 7.2: A circuit for illustrating mesh analysis. Around mesh 1: Eq 7.1 22-Apr-18

25 Eq 7.2 Eq 7.3 Eq 7.4 22-Apr-18

26 We are left with 2 equations: From (7.1) and (7.4) we have,
We can easily solve these equations for I1 and I2. 22-Apr-18

27 The previous equations can be written in matrix form as:
22-Apr-18

28 Mesh Analysis Standard form for mesh equations
Consider the following: R11 = of resistance around mesh 1, common to mesh 1 current I1. R22 = of resistance around mesh 2, common to mesh 2 current I2. R33 = of resistance around mesh 3, common to mesh 3 current I3. 22-Apr-18

29 R12 = R21 = - resistance common between mesh 1 and 2
when I1 and I2 are opposite through R1,R2. R13 = R31 = - resistance common between mesh 1 and 3 when I1 and I3 are opposite through R1,R3. R23 = R32 = - resistance common between mesh 2 and 3 when I2 and I3 are opposite through R2,R3. = sum of emf around mesh 1 in the direction of I1. = sum of emf around mesh 2 in the direction of I2. = sum of emf around mesh 3 in the direction of I3. 22-Apr-18

30 Mesh Analysis: Example
Write the mesh equations and solve for the currents I1, and I2. Figure 7.2: Circuit for Example 7.1. Eq (7.9) Mesh 1 4I1 + 6(I1 – I2) = Eq (7.10) Mesh 2 6(I2 – I1) + 2I2 + 7I2 = 22-Apr-18

31 Simplifying Eq (7.9) and (7.10) gives,
10I1 – 6I2 = 8 -6I I2 = 22 Eq (7.11) Eq (7.12) I1 = I2 = 22-Apr-18


Download ppt "KITRC CIRCUIT & NETWORKS MADE BY AGNA PATEL:"

Similar presentations


Ads by Google