Presentation is loading. Please wait.

Presentation is loading. Please wait.

CALICE Readout Board Front End FPGA

Published byJemimah Lawson Modified over 6 years ago

Similar presentations

Presentation on theme: "CALICE Readout Board Front End FPGA"— Presentation transcript:

1 CALICE Readout Board Front End FPGA
O. Zorba CALICE 19/09/2003 © Imperial College London

2 FE-FPGA Block Diagram O. Zorba CALICE 19/09/2003
© Imperial College London

3 Trigger Delay CCT O. Zorba CALICE 19/09/2003 © Imperial College London

4 Trigger Delay Timing Diagram
O. Zorba CALICE 19/09/2003 © Imperial College London

5 ADC Block Diagram O. Zorba CALICE 10/07/2003 © Imperial College London

6 ADC Timing Diagram O. Zorba CALICE 19/09/2003
© Imperial College London

7 DAC Control O. Zorba CALICE 19/09/2003 © Imperial College London

8 DAC Control Signals O. Zorba CALICE 19/09/2003
© Imperial College London

9 Future Work Event Data Module Data Selector Module
Interface to Configuration Module O. Zorba CALICE 19/09/2003 © Imperial College London

Download ppt "CALICE Readout Board Front End FPGA"

Similar presentations

HEP UCL Cambridge University Imperial College London University of Manchester Royal Holloway, University of London University College London Matthew Warren,

HEP UCL Cambridge University Imperial College London University of Manchester Royal Holloway, University of London University College London Matthew Warren,
Trigger, DAQ, calibration Robert Sulej, październik 2007.

Trigger, DAQ, calibration Robert Sulej, październik 2007.
M. Noy. Imperial College London Calice MAPS Adapter Card Review M. Noy 26 th June 2007.

M. Noy. Imperial College London Calice MAPS Adapter Card Review M. Noy 26 th June 2007.
Critical Design Review March 13, 2004 Justin Akagi EE 396 Marcus Suzuki EE 496 Brent Uyehara EE 496.

Critical Design Review March 13, 2004 Justin Akagi EE 396 Marcus Suzuki EE 496 Brent Uyehara EE 496.
Ultrafast 16-channel ADC for NICA-MPD Forward Detectors A.V. Shchipunov Join Institute for Nuclear Research Dubna, Russia

Ultrafast 16-channel ADC for NICA-MPD Forward Detectors A.V. Shchipunov Join Institute for Nuclear Research Dubna, Russia
28 February 2003Paul Dauncey - HCAL Readout1 HCAL Readout and DAQ using the ECAL Readout Boards Paul Dauncey Imperial College London, UK.

28 February 2003Paul Dauncey - HCAL Readout1 HCAL Readout and DAQ using the ECAL Readout Boards Paul Dauncey Imperial College London, UK.
28 August 2002Paul Dauncey1 Readout electronics for the CALICE ECAL and tile HCAL Paul Dauncey Imperial College, University of London, UK For the CALICE-UK.

28 August 2002Paul Dauncey1 Readout electronics for the CALICE ECAL and tile HCAL Paul Dauncey Imperial College, University of London, UK For the CALICE-UK.
9 Sep 2005DAQ - Paul Dauncey1 DAQ/Online Status Paul Dauncey Imperial College London.

9 Sep 2005DAQ - Paul Dauncey1 DAQ/Online Status Paul Dauncey Imperial College London.
The first testing of the CERC and PCB Version II with cosmic rays Catherine Fry Imperial College London CALICE Meeting, CERN 28 th – 29 th June 2004 Prototype.

The first testing of the CERC and PCB Version II with cosmic rays Catherine Fry Imperial College London CALICE Meeting, CERN 28 th – 29 th June 2004 Prototype.
Calice ECAL Readout Hardware Status report Adam Baird ECAL Meeting 26 Sept 2003 LLR-Ecole Polytechnique.

Calice ECAL Readout Hardware Status report Adam Baird ECAL Meeting 26 Sept 2003 LLR-Ecole Polytechnique.
LCWS04 - 20 Apr 2004Paul Dauncey - CALICE Readout1 CALICE ECAL Readout Status Paul Dauncey For the CALICE-UK electronics group: A. Baird, D. Bowerman,

LCWS Apr 2004Paul Dauncey - CALICE Readout1 CALICE ECAL Readout Status Paul Dauncey For the CALICE-UK electronics group: A. Baird, D. Bowerman,
29 January 2004Paul Dauncey - CALICE DAQ1 UK ECAL Hardware Status David Ward (for Paul Dauncey)

29 January 2004Paul Dauncey - CALICE DAQ1 UK ECAL Hardware Status David Ward (for Paul Dauncey)
2 April 2003Paul Dauncey - CALICE DAQ1 First Ideas For CALICE Beam Test DAQ Paul Dauncey Imperial College London, UK for IC, Manchester, RAL, UCL.

2 April 2003Paul Dauncey - CALICE DAQ1 First Ideas For CALICE Beam Test DAQ Paul Dauncey Imperial College London, UK for IC, Manchester, RAL, UCL.
21 January 2003Paul Dauncey - UK Electronics1 UK Electronics Status and Issues Paul Dauncey Imperial College London.

21 January 2003Paul Dauncey - UK Electronics1 UK Electronics Status and Issues Paul Dauncey Imperial College London.
Electronic System Design GroupInstrumentation DepartmentRob Halsall et al.Rutherford Appleton Laboratory17 October 2001 Clock Distribution Scheme LVDS.

Electronic System Design GroupInstrumentation DepartmentRob Halsall et al.Rutherford Appleton Laboratory17 October 2001 Clock Distribution Scheme LVDS.
MAPS readout Systems Christoph Schrader Dresden -26.09.2007.

MAPS readout Systems Christoph Schrader Dresden
Mircea Bogdan, NSS2005 Oct. 23-29, 2005 – Windham El Conquistador Resort, Puerto Rico1 Simultaneous Sampling ADC Data Acquisition System for the QUIET.

Mircea Bogdan, NSS2005 Oct , 2005 – Windham El Conquistador Resort, Puerto Rico1 Simultaneous Sampling ADC Data Acquisition System for the QUIET.
AHCAL electronics. Status and Outlook Peter Göttlicher for the AHCAL developers CALICE meeting UT Arlington, March 11th, 2010.

AHCAL electronics. Status and Outlook Peter Göttlicher for the AHCAL developers CALICE meeting UT Arlington, March 11th, 2010.
18 Jan 2006DAQ - Paul Dauncey1 DAQ/Online: readiness for DESY and CERN beam tests Paul Dauncey Imperial College London.

18 Jan 2006DAQ - Paul Dauncey1 DAQ/Online: readiness for DESY and CERN beam tests Paul Dauncey Imperial College London.
Update on the HBD Craig Woody BNL DC Meeting June 8, 2005.

Update on the HBD Craig Woody BNL DC Meeting June 8, 2005.

Similar presentations

Ads by Google