Download presentation
Presentation is loading. Please wait.
Published byDomenic Victor Parker Modified over 6 years ago
1
Microprocessors Personal Computers Embedded Systems Programmable Logic
Controllers 68hc11 architecture 8-bit controller based on proprietary controller realtime digital filter implementation for process automation involving electro-mechanical devices controller/ processor selection criteria for an application : CPU architecture use ladder logic diagram as a design tool automated assembly line implementation using Omron PLC I/O facilities Memory resource Appliances control over the Internet using Rabbit 2000 and Aduc812 uControllers Implementation of MP3 decoder with a RISC ucontroller using a FPGA Pentium embedded controller on PC/104
2
Excalibur Nios Embedded Processor Core System on A Programmable Chip (SOPC)
Timer IRQ UART APEX EP20K200E Your Design Here FLASH SRAM Serial Port 12% of EP20K200E PBM CPU Most Instructions Execute in 1 Clock Large Internal Register File 1,100 Logic Cells (16-Bit Data Path) 1,700 Logic Cells (32-Bit Data Path) Volume Price Point $5 for 50 MIPs
3
Example of a ladder diagram
A pump is used to fill 2 water tanks; the pump is manually started by the operator. First tank is filled first then followed by the 2nd. When 2nd tank filled, pumped is shut off automatically and a lamp turned on. Float switch 1 NC Float switch 2 NC Start/stop control V1 Tank 1 Tank 2 Fluid Pump off and lamp on V2 Electrically operated valve Pump
4
Microprocessors Programmable Logic Controllers Embedded Systems
Personal Computers 68hc11 architecture 8-bit controller based on proprietary controller QNX RTOS (with Visual design tools) multiprocessing (scalable, more managable) realtime digital filter implementation for process automation involving electro-mechanical devices interprocess communication controller/ processor selection criteria for an application : CPU architecture use ladder logic diagram as a design tool priority scheduling to optimize response to external events automated assembly line implementation using Omron PLC I/O facilities QNX complies with IEEE POSIX standard Memory resource standardization to include flow control and HLL design tools POSIX stands for “Portable Operating System Interface”.
5
QNX Function Calls Related to Process Scheduling
qnx_scheduler ( ) Set both the priority and the scheduling algorithm for any process in the QNX network getprio ( ) Get a process’s priority setprio ( ) Set a process’s priority POSIX Function Calls Related to Process Scheduling sched_setscheduler ( ) Set both the priority and the scheduling algorithm for a process sched_getscheduler ( ) Get the scheduling algorithm for a process sched_getparam ( ) Get the priority parameters for a process sched_yield ( ) Give up the current process’s timeslice
6
POSIX supports execution of threads – lightweight (fine grained)
processes A thread can be thought of as a hybrid between a C function call and a process Multiple threads can be created by a process and run concurrently Each thread has its own program counter, registers, and stack but otherwise shares all the rest of the address space ( and all the global variables) Threads run independently of one another and need to be scheduled Messages can be passed between two threads within a process with the use of pointers Messages passed between two processes involves data copying to and from a separate memory space – more overhead
7
% 8-bit 32-bit Special Use of real-time kernels in new embedded designs. Source: and TRON Association Surveys)
8
project demo can be arranged anytime from now until next April 9
your grades are due on April 15. report (due by April 9) should include a description of your software design at the top level (how is your program structured in terms of processes; what they are for; how they communicate with each other on your report, give a breakdown on project task distribution and contribution by each team member ( e.g. A 25%, B 25%, C 25%, D 25%) On a separate page of your report, outline the following: how does your program design separate from others ? Key features ? How did you optimized your code design to do what you want; What difficulties did you come across and how you solved them; Flow charts and recommendations for lab setup improvements for future offerings if applicable final exam will be comprehensive, open book, open notes, like the midterm exam emphasis will be on QNX RTOS (60% ~ 70%). No textbooks allowed. ( Must read 8.9, 8.10 on Real-time programming! )
Similar presentations
© 2025 SlidePlayer.com. Inc.
All rights reserved.