Download presentation
Presentation is loading. Please wait.
Published byClyde Haynes Modified over 6 years ago
1
The MOS Transistor Figures from material provided with Digital Integrated Circuits, A Design Perspective, by Jan Rabaey, Prentice Hall, 1996
2
The MOS Transistor Figure 2.3 An N-channel MOS transistor
3
Threshold Voltage: Concept
Figures from material provided with Digital Integrated Circuits, A Design Perspective, by Jan Rabaey, Prentice Hall, 1996
4
The Threshold Voltage Figures from material provided with Digital Integrated Circuits, A Design Perspective, by Jan Rabaey, Prentice Hall, 1996
5
Current-Voltage Relations
Figures from material provided with Digital Integrated Circuits, A Design Perspective, by Jan Rabaey, Prentice Hall, 1996
6
Current-Voltage Relations
Figures from material provided with Digital Integrated Circuits, A Design Perspective, by Jan Rabaey, Prentice Hall, 1996
7
Transistor in Saturation
Figures from material provided with Digital Integrated Circuits, A Design Perspective, by Jan Rabaey, Prentice Hall, 1996
8
I-V Relation Figures from material provided with Digital Integrated Circuits, A Design Perspective, by Jan Rabaey, Prentice Hall, 1996
9
Velocity Saturation (a) (b) (c)
Figure 2.4 MOS N-channel transistor characteristics for a generic 0.5 mm process. (a) IV curves for several short channel devices. (b) IV characteristics represented as a surface. (c) Linear IV characteristic due to velocity saturation
10
MOS Logic Levels Figure 2.5 CMOS logic levels. (a) A strong ‘0’. (b) A weak ‘1’. (c) A weak ‘0’. (d) A strong ‘1’.
11
MOS Transistors as Switches
Figure 2.1 CMOS transistors as switches. (a) An N-channel transistor. (b) A P-channel transistor. (c) A CMOS inverter
12
CMOS Logic Figure 2.2 CMOS logic. (a) A two-input NAND gate. (b) A two-input NOR gate.
Similar presentations
© 2025 SlidePlayer.com. Inc.
All rights reserved.