Download presentation
Presentation is loading. Please wait.
Published byRhoda King Modified over 6 years ago
1
CA Final Project – Multithreaded Processor with IPC Interface
Part I – Project Review
2
Goal Multicore processors, e.g. the TI OMAP and the IBM Cell, are getting more and more popular either in the multimedia or the communication applications However, the processors are usually underutilized due to some latency IPC latency Pipeline latency Memory latency In this project, the students are requested to come up with some solutions to those latency and evaluate the effectiveness
3
Experiment Environment
ARM Versatile platform Host processor (ARM926) DSP accelerator (MIPS compatible) on the FPGA Baseline (1 thread), 40MHz IMT (4 threads), 10MHz Applications JPEG decoder (VGA-sized)
4
Grading Evaluate the DSP utilization in the following cases (the same IPC mechanism) Multithreaded DSP MPU handles the IPC (software solution) DSP handles the IPC (hardware solution) MPU handles the IPC Single-threaded DSP Explain what is the most critical overhead in your dual-core processor experiment Explain whether the IMT-DSP is the good solution to reduce the overhead in your experiment
5
Reference S. H. Ou, T. J. Lin, X. S. Deng, Z. H. Zhuo, and C. W. Liu, “Multithreaded coprocessor interface for multicore multimedia SoC, ” in ASPDAC, 2008
6
Introduction to Versatile Programming
Part II
7
Outline Environment setting Coding on the CodeWarrier
Burn design on the FPGA
8
Environment Setting
9
Software Required Xilinx ISE (v9.1i) ARM Multi-ICE (v2.2)
ARM Developer Suite (v1.2)
10
Xilinx ISE Install CD1 (main program) Install CD2 (FPGA model)
Virtex 2 should be included
11
Multi-ICE Install Multi-ICE and its patch
The patch contains ARM926EJ-S data Connect versatile and run “Multi-ICE Server”, 2 mode will be found Normal mode (config jumper open) Config mode (config jumper closed)
12
ARM Developer Suite Install Run Multi-ICE first (In normal mode)
Run AXD Server and config as follows: Option->Configure Target->Add choose Multi-ICE\Multi-ICE.dll Configure->select ARM926EJ-S Load Image and start debug
13
Coding on the CodeWarrier
14
Example Create a “New Project” Include the source code and other files
15
Example Platform environment settings
Select “Make” to generate *axf file and “Run” to run on the ARM926 1. Make Run choose ARM926EJ-S include DMA.scf 2.
16
Burn Design on the FPGA
17
AMBA Bus Protocol AMBA bus connection Address decode
18
RTL codes on Xilinx Project Navigator – Implementation
Translate Merge multiple design files into a single netlist Map Group logical symbols from the netlist (gates) into physical components (slices and IOBs) Place & Route Place components onto the chip, connect them, and extract timing data into reports
19
Example Wrap your design with a wrapper Generate BIT file wrapper
Click “Generate Programming File”
20
Example Multi-Ice mode selection Burn
Boardfiles -> progcards_multiice.exe
21
Example ARM-FPGA co-process
Similar presentations
© 2025 SlidePlayer.com. Inc.
All rights reserved.