Download presentation
Presentation is loading. Please wait.
Published byLeo Jenkins Modified over 6 years ago
1
DOR(OS) integration status and plans Jakub Olexa, Marek Gasior
Components radiation testing – Status & Plans DOROS interfacing with MOPOS DOROS integration in MOPOS DOR(OS) integration status and plans
2
DOR(OS) components radiation testing
15 components tested for TID and SET – results soon available Tested mostly RF amplifiers, GaAs switches and logic gates used in the current LHC DOROS design Ref Type Date of test/ Due date Manufacturer Tested parameters Facility ACPL E Phototransistor DC Input Quad Channel Half-Pitch Phototransistor Optocoupler Avago TID COBALT60 74HC573PW 3-State Latch Octal D-Type Transparent Latch 3-State 4/7/2016 NXP SET, TID PSI MASW DPDT Switch DC-4.0GHz High Power GaAs DPDT Diversity Switch Macom MASWSS0144 Switch DC-3GHz GaAs SP3T 2.7V Switch:GSM-CDMA-GPS THS3201DGN AOP 1.8GHz Low Distortion Current-Feedback Amplifier TI AD8376ACPZ Amplifier Dual Ultralow Distortion IF Dual Variable Gain Amplifier (VGA) Analog Devices OPA2140AIDGK Dual Precision Low Noise Rail-to-Rail JFET Operational Amplifier AD8676ARMZ Dual Rail-to-Rail Output Operational Amplifier PGA103U AOP Programmable Programmable Gain Amplifier ADT7410TRZ T° Sensor 16-Bit Digital I2C Temperature Sensor ADG1212YRUZ SPST Switch iCMOS Quad SPST Switches 74HC00PW NAND Gates Quad 2-Input NAND Gate 74HC08PW AND Gates Quad 2-Input AND Gate 74HC245PW Bus Transciever Octal Bus Transceiver with 3-STATE Outputs 74HC238PW Decoder/multiplexer 3-to-8 Line Decoder/Multiplexer DOR(OS) integration status and plans
3
DOR(OS) components radiation testing - status
More components required to test: ADC, ADC drivers, transistor switches, PLL components … List of ADC test candidates suitable for DOROS application: AD Channel Differential DAS with 18-Bit, Bipolar, Simultaneous Sampling ADC, (SAR) Pin configurable SAR ADC, SPI interface AD Channel, 24-Bit, Simultaneous Sampling, ADCs with Power Scaling, CRC-checks, (ΔΣ) Partial pin configurable SAR ADC, CRC – checking with reset, SPI interfaces for data and control ADS855x - 16-Bit, Six-Channel, Simultaneous Sampling ADC, (SAR) ADS Octal, Simultaneous Sampling, 24-Bit Analog-to-Digital Converters, (ΔΣ) Pin configurable, available in consumer, high temperature (HT) and aerospace (EP) versions ADS Octal, Simultaneous Sampling, 16-Bit Analog-to-Digital Converters, (ΔΣ) LTC Dual, 16-Bit, 2Msps, Differential Input ADC with Wide Input Common Mode Range, (SAR) Pin configurable, no missing codes for 16-bits Ready to test in beginning of 2017 Whole LHC DOROS FE to be tested in CHARM, expected slot: spring 2017 DOR(OS) integration status and plans
4
DOR(OS) interfacing with MOPOS
Two connectors available on GEFE front-end (EDA v2) 13-pin interleaved with GND, suitable for higher speed transmission Pin count compatible only with ADCs with serial interfaces Space for a few extra signals, like PLL lock and reset 24-pin with two GND lines, adequate for slow control signals Front-end parallel bus (8-bits + 2 strobes) Place for optional I2C bus for optional functionality, like temperature, etc. Place for optional signals like PW status Some 10 bits available in the GBTX stream from the GEFE front-end to the back-end 400 Mbit/s Used for ADC and auxiliary data serial transmission More bits available in the other direction from back-end to GEFE front-end Will be used for controls DOR(OS) integration status and plans
5
DOR(OS) integration status and plans
DOROS for MOPOS DOR(OS) integration status and plans
6
DOR(OS) integration status and plans
DOROS for MOPOS DOR(OS) integration status and plans
7
DOR(OS) basic block diagram Analogue front-end board
Basic block diagram of the DOR(OS) front-end hardware Analogue front-end board ADC board SMA inputs RF processing LF processing A/D conversion RF amplifiers DOR detector ADC Up LP/Buff DOS detector LP/Buff From MOPOS RF processing (400 MHz LP) RF amplifiers DOR detector Down LP/Buff RF amplifiers DOR detector Right LP/Buff DOS detector LP/Buff RF amplifiers DOR detector Left LP/Buff Control circuits PW monitoring PLL DOR(OS) integration status and plans
8
Thank you for your attention!
Question(s)? DOR(OS) integration status and plans
9
DOR(OS) integration status and plans
AD7609 DOR(OS) integration status and plans
10
DOR(OS) integration status and plans
AD7768 DOR(OS) integration status and plans
11
DOR(OS) integration status and plans
ADS1178 DOR(OS) integration status and plans
12
DOR(OS) integration status and plans
ADS1278 DOR(OS) integration status and plans
13
DOR(OS) integration status and plans
ADS8556 DOR(OS) integration status and plans
14
DOR(OS) integration status and plans
LTC2321 DOR(OS) integration status and plans
Similar presentations
© 2025 SlidePlayer.com. Inc.
All rights reserved.