Presentation is loading. Please wait.

Presentation is loading. Please wait.

Linux Field Programmable Gate Array OpenRISC Open System-On-A-Chip

Published byBrittany Simon Modified over 6 years ago

Similar presentations

Presentation on theme: "Linux Field Programmable Gate Array OpenRISC Open System-On-A-Chip"— Presentation transcript:

1 Linux Field Programmable Gate Array OpenRISC Open System-On-A-Chip
rtl-sdr Linux Robert Keizer Manitoba Unix User Group November 2012

2 What is an FPGA? cells (K) A Few Lookup Tables A Full Adder
A Flip Flop A Few Multiplexers LUT Full Adder D Style Flip Flop A few Muxers Field Programmable Gate Array OpenRISC Open System-On-A-Chip rtl-sdr

3 Field Programmable Gate Array
OpenRISC Open System-On-A-Chip rtl-sdr

4 Why does this exist? Custom Logic Prototyping Performance Research
Field Programmable Gate Array OpenRISC Open System-On-A-Chip rtl-sdr

5 Field Programmable Gate Array
OpenRISC Open System-On-A-Chip rtl-sdr

6 LGPL and GPL (firmware)
What is OpenRISC? Open Source 32 & 64bit 1000 vs 1200 LGPL and GPL (firmware) Linux Kernel 3.1 FreeRTOS, eCos Verilog 1000 is the arch, 1200 is the implementation. Field Programmable Gate Array OpenRISC Open System-On-A-Chip rtl-sdr

7 Why isn't OpenRISC Everywhere?
GPL firmware Community not Corporation 1000 vs 1200 Generic 5 stage pipeline No ASIC Field Programmable Gate Array OpenRISC Open System-On-A-Chip rtl-sdr

8 USB power, configuration, UARTs
What is OpenSOC? 22k Gates 32Mb ram 1Mb flash SDIO 10/100 Ethernet USB host/slave USB power, configuration, UARTs Expansion Field Programmable Gate Array OpenRISC Open System-On-A-Chip rtl-sdr

9 What is RTL-SDR? USB-DVB-ADC ~$20 14-1700Mhz 1Mhz bandwidth window
1M samples per second 8bit resolution SNMP MIB OID Field Programmable Gate Array OpenRISC Open System-On-A-Chip rtl-sdr

Download ppt "Linux Field Programmable Gate Array OpenRISC Open System-On-A-Chip"

Similar presentations

All Programmable FPGAs, SoCs, and 3D ICs

All Programmable FPGAs, SoCs, and 3D ICs
FPGA and ASIC Technology Comparison - 1 © 2009 Xilinx, Inc. All Rights Reserved FPGA and ASIC Technology Comparison, Part 2.

FPGA and ASIC Technology Comparison - 1 © 2009 Xilinx, Inc. All Rights Reserved FPGA and ASIC Technology Comparison, Part 2.
Day - 3 EL-313: Samar Ansari. INTEGRATED CIRCUITS Integrated Circuit Design Methodology EL-313: Samar Ansari Programmable Logic Programmable Array Logic.

Day - 3 EL-313: Samar Ansari. INTEGRATED CIRCUITS Integrated Circuit Design Methodology EL-313: Samar Ansari Programmable Logic Programmable Array Logic.
Lecture 11-1 FPGA We have finished combinational circuits, and learned registers. Now are ready to see the inside of an FPGA.

Lecture 11-1 FPGA We have finished combinational circuits, and learned registers. Now are ready to see the inside of an FPGA.
Introduction to Programmable Logic John Coughlan RAL Technology Department Electronics Division.

Introduction to Programmable Logic John Coughlan RAL Technology Department Electronics Division.
©2004 Brooks/Cole FIGURES FOR CHAPTER 9 MULTIPLEXERS, DECODERS, AND PROGRAMMABLE LOGIC DEVICES Click the mouse to move to the next page. Use the ESC key.

©2004 Brooks/Cole FIGURES FOR CHAPTER 9 MULTIPLEXERS, DECODERS, AND PROGRAMMABLE LOGIC DEVICES Click the mouse to move to the next page. Use the ESC key.
Introduction to Reconfigurable Computing CS61c sp06 Lecture (5/5/06) Hayden So.

Introduction to Reconfigurable Computing CS61c sp06 Lecture (5/5/06) Hayden So.
ENGIN112 L38: Programmable Logic December 5, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 38 Programmable Logic.

ENGIN112 L38: Programmable Logic December 5, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 38 Programmable Logic.
The Spartan 3e FPGA. CS/EE 3710 The Spartan 3e FPGA  What’s inside the chip? How does it implement random logic? What other features can you use?  What.

The Spartan 3e FPGA. CS/EE 3710 The Spartan 3e FPGA  What’s inside the chip? How does it implement random logic? What other features can you use?  What.
Chapter 3 Continued Logic Gates Logic Chips Combinational Logic Timing Sequential Logic Flip Flops Registers Memory State Machines.

Chapter 3 Continued Logic Gates Logic Chips Combinational Logic Timing Sequential Logic Flip Flops Registers Memory State Machines.
Programmable logic families and embedded system design

Programmable logic families and embedded system design
Programmable Array Logic (PAL) Fixed OR array programmable AND array Fixed OR array programmable AND array Easy to program Easy to program Poor flexibility.

Programmable Array Logic (PAL) Fixed OR array programmable AND array Fixed OR array programmable AND array Easy to program Easy to program Poor flexibility.
CS 151 Digital Systems Design Lecture 38 Programmable Logic.

CS 151 Digital Systems Design Lecture 38 Programmable Logic.
Introduction to FPGA’s FPGA (Field Programmable Gate Array) –ASIC chips provide the highest performance, but can only perform the function they were designed.

Introduction to FPGA’s FPGA (Field Programmable Gate Array) –ASIC chips provide the highest performance, but can only perform the function they were designed.
FreeBSD/arm on the Atmel AT91RM9200 Warner Losh Timing Solutions, Inc BSDcan 2006 May 12, 2006 Experiences.

FreeBSD/arm on the Atmel AT91RM9200 Warner Losh Timing Solutions, Inc BSDcan 2006 May 12, 2006 Experiences.
Content Project Goals. Term A Goals. Quick Overview of Term A Goals. Term B Goals. Gantt Chart. Requests.

Content Project Goals. Term A Goals. Quick Overview of Term A Goals. Term B Goals. Gantt Chart. Requests.
Computer Science, Software Engineering & Robotics Workshop, FGCU, April 27-28, 2012 FPGA: Field Programmable Gate Arrays Vincent Giannone Mentor: Dr. Janusz.

Computer Science, Software Engineering & Robotics Workshop, FGCU, April 27-28, 2012 FPGA: Field Programmable Gate Arrays Vincent Giannone Mentor: Dr. Janusz.
Programmable Logic Devices

Programmable Logic Devices
Lecture #3 Page 1 ECE 4110–5110 Digital System Design Lecture #3 Agenda 1.FPGA's 2.Lab Setup Announcements 1.HW#2 assigned Due.

Lecture #3 Page 1 ECE 4110–5110 Digital System Design Lecture #3 Agenda 1.FPGA's 2.Lab Setup Announcements 1.HW#2 assigned Due.
Building a Decision Engine for Neutron/  Measurements FI eld-Programmable D etection.

Building a Decision Engine for Neutron/  Measurements FI eld-Programmable D etection.

Similar presentations

Ads by Google