Presentation is loading. Please wait.

Presentation is loading. Please wait.

Digital Decode & Correction Logic

Published byFrancine Weaver Modified over 6 years ago

Similar presentations

Presentation on theme: "Digital Decode & Correction Logic"— Presentation transcript:

1 Digital Decode & Correction Logic
Preliminary design review PAYAL DAVE

2 Outline Introduction Why Digital Decode & Error correction logic requires Main Block diagram Individual block explanation Sims result Conclusion

3 A7 B7 A6 B6 A5 B5 D7 D6 D5

4 Need for Digital Decode & Error Correction
To eliminate the redundancy of ½ bit in each stage Digital correction takes raw output data of the ADC as input and outputs the digital representation. Error correction logic circuitry takes 14 bit input from ADC stages and eliminated the redundancy of ½ bit in each stage and gives 8 bit digital output. Digital circuits are fast and take low power.

5 How it is done? Requirements: Implementation:
Align ADC (comparator) decisions Correct ADC output bit pattern Add digital data in a 1.5-bit fashion Output a 8-bit digital word Implementation: Shift register using Delayed D flip flop Ripple carry adder

6 Main Block Diagram SHIFT REGISTER Ripple Carry Adder Output register
CLK1 SHIFT REGISTER CLK2 Ripple Carry Adder CLK2 Output register D7 D6 D5 D4 D3 D2 D1 D0

7 Shift register to align ADC decisions
STG -1 STG -2 STG -3 STG -4 STG -5 STG -6 STG -7 DFF CLK1 DFF DFF CLK2 Shift register using D flipflop CLK1 DFF CLK2 DFF DFF DFF DFF DFF CLK1 CLK2 DFF DFF DFF DFF DFF DFF DFF CLK1 CLK2 DFF DFF DFF DFF DFF DFF DFF RIPPLE CARRY ADDER

8 SHIFT REGISTER TEST BENCH

9

10 ALIGNING OF 14 BITS WITHIN 31/2 CLK

11 Digital correction logic
B7 STAGE - 1 STAGE - 2 A6 B6 A5 B5 STAGE - 3 A4 B4 STAGE -4 Concept of Digital Correction A3 B3 STAGE - 5 A2 B2 STAGE -6 A1 B1 STAGE 7 + D D D D D D D D0 * * Z = D Y = B XOR C X = A + BC (CARRY BIT) * A B C D + X Y Z Mathematical analysis Of Digital Correction

12 Logic Equations used for RCA
Total gate delay for RCA D0 = B1 C0 = A2 + A1B D1 = A1 XOR B2 C1 = B3C0 + A D2 = C0 XOR B3 C2 = B4C1 + A D3 = C1 XOR B4 C3 = B5C2 + A D4 = C2 XOR B5 C4 = B6C3 + A D5 = C3 XOR B6 D6 = C4 XOR B7 D7 = B7C4 + A7

13

14

15 RIPPLE CARRY ADDER CARRY BIT A + BC

16 SS With worst case for 4.5v & 85C

17 The delay in SS with worst case is

18 SIMS RESULTS FOR DIFFERENT CORNERS FOR RCA
5.5 v TT SS FS FF SF 5.0v 4.5v 27 85 27 85 27 85 3.97n 4.65n 4.26n 4.63n 5.44n 4.94n 5.38n 6.34n 3.70n 4.73n 4.02n 2.69n 2.89n 3.36n 3.92n 4.60n

19 ALIGNING OF 14 BITS WITHIN 31/2 CLK

20 Error Correction Logic
A7B7 A6B6 A5B5 A4B4 A3B3 A2B2 A1B1 D7 D6 D5 D4 D3 D2 D1 D0 01 10 11

21 SHIFT REGISTER WITH RCA AND OUTPUT REGISTER
RCA WITH OUTPUT REG

22 Pulse width linear input to shift reg

23

24 Conclusion 14 bits coming from the comparator are aligning with the help of the shift register within 41/2 clock cycle. Ripple carry adder takes 6.34ns for worst case condition which is fast enough to get desired output Error correction logic is working for different combination of input bits.

Download ppt "Digital Decode & Correction Logic"

Similar presentations

Tutorial 2 Sequential Logic. Registers A register is basically a D Flip-Flop A D Flip Flop has 3 basic ports. D, Q, and Clock.

Tutorial 2 Sequential Logic. Registers A register is basically a D Flip-Flop A D Flip Flop has 3 basic ports. D, Q, and Clock.
Cs 1110 Ch 4-1 Combinational Logic. ° Introduction Logic circuits for digital systems may be: °2°2 combinational sequential OR A combinational circuit.

Cs 1110 Ch 4-1 Combinational Logic. ° Introduction Logic circuits for digital systems may be: °2°2 combinational sequential OR A combinational circuit.
Chapter 9 Computer Design Basics. 9-2 Datapaths Reminding A digital system (or a simple computer) contains datapath unit and control unit. Datapath: A.

Chapter 9 Computer Design Basics. 9-2 Datapaths Reminding A digital system (or a simple computer) contains datapath unit and control unit. Datapath: A.
Registers and Counters. Register Register is built with gates, but has memory. The only type of flip-flop required in this class – the D flip-flop – Has.

Registers and Counters. Register Register is built with gates, but has memory. The only type of flip-flop required in this class – the D flip-flop – Has.
Pass Transistor Logic. Agenda  Introduction  VLSI Design methodologies  Review of MOS Transistor Theory  Inverter – Nucleus of Digital Integrated.

Pass Transistor Logic. Agenda  Introduction  VLSI Design methodologies  Review of MOS Transistor Theory  Inverter – Nucleus of Digital Integrated.
Digital Logic Design Brief introduction to Sequential Circuits and Latches.

Digital Logic Design Brief introduction to Sequential Circuits and Latches.
11/16/2004EE 42 fall 2004 lecture 331 Lecture #33: Some example circuits Last lecture: –Edge triggers –Registers This lecture: –Example circuits –shift.

11/16/2004EE 42 fall 2004 lecture 331 Lecture #33: Some example circuits Last lecture: –Edge triggers –Registers This lecture: –Example circuits –shift.
ENGIN112 L26: Shift Registers November 3, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 26 Shift Registers.

ENGIN112 L26: Shift Registers November 3, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 26 Shift Registers.
Hardware Design of an Arithmetic Logic Unit (ALU) Felix Noble Mirayma V. Rodriguez Agnes Velez University of Puerto Rico Mayagüez Campus Mayagüez, Puerto.

Hardware Design of an Arithmetic Logic Unit (ALU) Felix Noble Mirayma V. Rodriguez Agnes Velez University of Puerto Rico Mayagüez Campus Mayagüez, Puerto.
Registers and Counters

Registers and Counters
Shift Register Section 6.1-6.2. Register A register is a group of flip-flops, each one of which is capable of storing one bit of information. Issues of.

Shift Register Section Register A register is a group of flip-flops, each one of which is capable of storing one bit of information. Issues of.
EECS 370 Discussion 1 xkcd.com. EECS 370 Discussion Topics Today: – Floating Point – Finite State Machines – Combinational Logic – Sequential Logic 2.

EECS 370 Discussion 1 xkcd.com. EECS 370 Discussion Topics Today: – Floating Point – Finite State Machines – Combinational Logic – Sequential Logic 2.
Mehdi Sadi, Italo Armenti Design of a Near Threshold Low Power DLL for Multiphase Clock Generation and Frequency Multiplication.

Mehdi Sadi, Italo Armenti Design of a Near Threshold Low Power DLL for Multiphase Clock Generation and Frequency Multiplication.
Rabie A. Ramadan Lecture 3

Rabie A. Ramadan Lecture 3
Using building blocks to make bigger circuits

Using building blocks to make bigger circuits
Digital Logic Design Review Dr. Ahmad Almulhem Email: ahmadsm AT kfupm Phone: 860-7554 Office: 22-324 Ahmad Almulhem, KFUPM 2010.

Digital Logic Design Review Dr. Ahmad Almulhem ahmadsm AT kfupm Phone: Office: Ahmad Almulhem, KFUPM 2010.
Lecture 9 Topics: –Combinational circuits Basic concepts Examples of typical combinational circuits –Half-adder –Full-adder –Ripple-Carry adder –Decoder.

Lecture 9 Topics: –Combinational circuits Basic concepts Examples of typical combinational circuits –Half-adder –Full-adder –Ripple-Carry adder –Decoder.
EKT 221/4 DIGITAL ELECTRONICS II  Registers, Micro-operations and Implementations - Part3.

EKT 221/4 DIGITAL ELECTRONICS II  Registers, Micro-operations and Implementations - Part3.
SEQUENTIAL CIRCUITS Component Design and Use. Register with Parallel Load  Register: Group of Flip-Flops  Ex: D Flip-Flops  Holds a Word of Data 

SEQUENTIAL CIRCUITS Component Design and Use. Register with Parallel Load  Register: Group of Flip-Flops  Ex: D Flip-Flops  Holds a Word of Data 
Introduction to Sequential Logic Design Finite State-Machine Design.

Introduction to Sequential Logic Design Finite State-Machine Design.

Similar presentations

Ads by Google