Presentation is loading. Please wait.

Presentation is loading. Please wait.

LCLS Timing Software and Plan

Published byAnis Flowers Modified over 6 years ago

Similar presentations

Presentation on theme: "LCLS Timing Software and Plan"— Presentation transcript:

1 LCLS Timing Software and Plan
April Kukhee Kim ICD Software SLAC National Accelerator Laboratory

2 Contents Current configuration SLAC specific features On going issues
Future plan and issues

3 Timing System Configuration
119 MHz clock + 360Hz Fiducial from RF timing system Timing Pattern from Master Pattern Generator (in old control system) 128 bits modifier ioc PNET VMTG EVG Fanout EVRs 360 Hz fiducial 6x32bits modifiers [0_255] event codes + BSA related information 476 MHz main drive line RF which carries the 360 Hz trigger modulation from Master Trigger Generator (new system)

4 Current Configuration
Master Pattern Generator (in old control system) generates 128 bits timing pattern (+ beam code + pulse Id) at 360 Hz and broadcasts it on PNET PNET module in EVG IOC receives the timing information and drives the 360 Hz timing processing EVG software evaluates the timing pattern from the PNET and makes the extended timing pattern with programmed logic timeslot n with m Hz …. Software also generates and transfer the information from EVG to EVR 360Hz pulse Id embedded timestamp Event codes BSA information Software maintains the timing pipeline

5 Beam Synchronous Acquisition
Beam Synchronous Acquisition (BSA): Acquire all beam-dependent scalars across multiple IOCs on the same pulse over multiple pulses of a certain kind (not just x-pulses- in-a-row) up to 120Hz. Acquire up to 2800 values per scalar in one acquisition request. Each value of the 2800 values can be an average of up to values. Each acquisition request can specify: Beam code (defines project, 1 = LCLS) Machine conditions of interest – rate, TS, permits, etc Provide constant 1HZ beam-synchronous data for channel archiver and displays

6 BSA data gethering BPM FEE Triggers Data I O C P N E T E V G E V R I O C CA Client CA Client EDEF Setup BSA Data EDEF Flags, Pattern, etc Timing Crate BPM Crate Data gathering part consists of the following actions: BSA event definition (EDEF) setup and start request done on the EVG IOC. 360hz checking on the EVG IOC with user notification when finished. 360hz requests (acquisition control) sent by the EVG IOC to all EVR IOCs via fast fiber optic link. Data checking, averaging, and array update per scalar record per request on the EVR IOCs. Data on EVR IOC must be available within 7.3 msec after beam or it will be lost, even when beam is less than 120hz. EDEF will finish with arrays that are not complete if this time budget cannot be met. For an acquisition at full beam rate (ie, 30hz), if data is acquired at a lower rate (ie, 10hz), the array will not be complete. Use rate-limit bits as-needed when setting up the EDEF. Implementation is all EPICS record-based.

7 Pipeline, Pattern & Event Code
EVG EVR Step 5 Pipeline Advancing in the EVR Generate New pattern at !3 pulses prior! Pipeline Advancing in the EVG Fiber connection to EVR Trigger/Event Generation by the Event Code Dealing with the next1 pattern Pipeline index =1 is hard-coded in the database Decide event code list with the !Next1! pattern Re-construct EDEF data (for BSA) from the MOD5 & EDEF Masks Construct EDEF data (for BSA) from the MOD5 & EDEF Masks

8 AvgDone, Minor, Major, Init
BSA & EDEF message EVG side Pattern for Next3 Modifiers TimeStamp EDEF masks + + AvgDone, Minor, Major, Init MOD5 for BSA masks (active) EVG&EVR do exactly same processing to update the EDEF table Fiber optic connection Step 5 EVR side Pattern Pipeline EDEF Table DEDEF 0 DEDEF 1 Update the EDEF table, after complete the pipeline advancing DEDEF n Timestamp (active) Timestamp (Init) avgDone flag Severity DEDEF 19

9 On going issue Switch PNET to VMTG (MTG)
Due to the retirement of MPG in old control system VMTG only provides 360 Hz fiducial + timslot 0 which is synchronized with AC power line EVG software decided timing information/timing pattern which programmed by the evGui EVG software also decided pulse Id Pattern Bit Generator (PABIG) software module will do the timing pattern business in the EVG Keep use upper level EVG software

10 Software Stack for EVG EPICS DB EVG Application HW input bits in PABIG
PNBN PVs from SoftIOC EPICS DB EDEF reservation for the BSA SNL program EVG Application HW input bits in PABIG Master Beam Control Bits 0 to 8 via CA GenVar PABIG PNET Task mpsComm Asyn module VMTG module EVG Drv/Dev udpComm Acromag DIO VMTG PNET 2nd NIC EVG MPS message (beam destination & Perm) BCS SBI Perm 360Hz Trigger BCS Beam Perm 476MHz Clock PNET broadcasting 119MHz Clock 360Hz Fiducial Trigger 360Hz Fiducial Trigger

11 Switch from PNET to VMTG
PNET task need to be delayed ~ 150 usec after the PNET IRQ to wait the MPS message. PNET IRQ is using HW_TIMER to make the delay The PNET ISR implement 150 usec delay on the HW_TIMER The callback for the HW_TIMER releases signal to proceed the PNET Task. VMTG has configurable IRQ delay Configure the VMTG IRQ delay as ~570 usec The VMTG IRQ is occurred at 150 usec after the PNET IRQ Fiducial PNET VMTG Unknown delay PNET IRQ ISR implements the timer Timer callback releases the signal to the PNET task PNET task VMTG IRQ The ISR releases the signal to the PNET task ~150 usec ~ 570 usec MPS message arrives somewhere before the signal.

12 evGui Revolution from text base timing configuration to visual timing configuration

13 Future Plan and Issues (1)
merge to main stream SLAC timing software has been diverse from community need to know, what is current status of new driver software need to know, what is future plan for firmware/register map need to get clear understanding, what is the SLAC specific features in the software BSA Timing Pattern Pipeline?

14 Future Plan and Issues (2)
Support new platform Linux uTCA Some other new embedded platform including the EVR embedded in a FPGA Improvement for BSA more performance more easier/flexible configuration new requirements from physicists

Download ppt "LCLS Timing Software and Plan"

Similar presentations

01/11/2002SNS Software Final Design Review1 V123S Event Link Encoder, Transmission System and PLL Receiver Thomas M. Kerner (BNL) SNS Global Controls.

01/11/2002SNS Software Final Design Review1 V123S Event Link Encoder, Transmission System and PLL Receiver Thomas M. Kerner (BNL) SNS Global Controls.
Stephanie Allison LCLS Event System 14 June 2006 1 LCLS Event System Outline HW Block Diagram Timing Requirements Time Lines EVG.

Stephanie Allison LCLS Event System 14 June LCLS Event System Outline HW Block Diagram Timing Requirements Time Lines EVG.
Dirk Zimoch, EPICS Collaboration Meeting, Vancouver 2009 Real-Time Data Transfer using the Timing System (Original slides and driver code by Babak Kalantari)

Dirk Zimoch, EPICS Collaboration Meeting, Vancouver 2009 Real-Time Data Transfer using the Timing System (Original slides and driver code by Babak Kalantari)
Dayle Kotturi and Stephanie Allison Facility Advisory Committee Meeting April 20-21,

Dayle Kotturi and Stephanie Allison Facility Advisory Committee Meeting April 20-21,
Stephanie Allison/John Dusatko EPICS Collaboration Meeting May 1, 2009 1 Timing and Event System for the LCLS Electron Accelerator*

Stephanie Allison/John Dusatko EPICS Collaboration Meeting May 1, Timing and Event System for the LCLS Electron Accelerator*
Stephanie Allison Integration with the SLC Control April 7, 2005 Introduction PNET Receiver VME Module SLC-Aware IOC Existing.

Stephanie Allison Integration with the SLC Control April 7, 2005 Introduction PNET Receiver VME Module SLC-Aware IOC Existing.
Stephanie Allison Facility Advisory Committee Meeting Apr 16, 2007 Timing and Event System S. Allison, M. Browne, B. Dalesio, J.

Stephanie Allison Facility Advisory Committee Meeting Apr 16, 2007 Timing and Event System S. Allison, M. Browne, B. Dalesio, J.
Stephanie Allison LCLS Integration with SLC October 12, 2004 Integration with SLC LCLS Facility Advisory Committee Oct 12, 2004 Introduction.

Stephanie Allison LCLS Integration with SLC October 12, 2004 Integration with SLC LCLS Facility Advisory Committee Oct 12, 2004 Introduction.
V4 – Executive Summary 1.Provide online add/delete of I/O to support continuous operation. 2.Provide redundant control of remote I/O to support improved.

V4 – Executive Summary 1.Provide online add/delete of I/O to support continuous operation. 2.Provide redundant control of remote I/O to support improved.
Dayle Kotturi Facility Advisory Committee Meeting October 12, 2004 Injector/Linac Controls An overview of the status of each of.

Dayle Kotturi Facility Advisory Committee Meeting October 12, 2004 Injector/Linac Controls An overview of the status of each of.
Dayle Kotturi SLC April 29, 2004 Outline Motivation Key Components Status Update SLC / EPICS Timing Software Tasks Hardware.

Dayle Kotturi SLC April 29, 2004 Outline Motivation Key Components Status Update SLC / EPICS Timing Software Tasks Hardware.
Patrick Krejcik LCLS November 11-12, 2008 SLAC National Accelerator Laboratory 1 Post-commissioning Controls Enhancements.

Patrick Krejcik LCLS November 11-12, 2008 SLAC National Accelerator Laboratory 1 Post-commissioning Controls Enhancements.
EPICS Collaboration Meeting Fall PAL October 22 ~ 26, 2012 Real-Time Performance Issues for linux/linuxRT Kukhee Kim ICD Software, SLAC National.

EPICS Collaboration Meeting Fall PAL October 22 ~ 26, 2012 Real-Time Performance Issues for linux/linuxRT Kukhee Kim ICD Software, SLAC National.
SNS Integrated Control System EPICS Collaboration Meeting SNS Machine Protection System SNS Timing System Coles Sibley 2000-0xxxx/vlb.

SNS Integrated Control System EPICS Collaboration Meeting SNS Machine Protection System SNS Timing System Coles Sibley xxxx/vlb.
LCLS Timing Software and Plan 1 Controls Timing Workshop EPICS Collaboration Meeting SLAC LCLS Timing Software and Plan April 24 2012 Kukhee Kim.

LCLS Timing Software and Plan 1 Controls Timing Workshop EPICS Collaboration Meeting SLAC LCLS Timing Software and Plan April Kukhee Kim.
John Dusatko 2012 EPICS Timing Workshop The SLAC Timing System April 24, 2012 1 The Accelerator Timing System at SLAC: Experiences, Ideas & Future Plans.

John Dusatko 2012 EPICS Timing Workshop The SLAC Timing System April 24, The Accelerator Timing System at SLAC: Experiences, Ideas & Future Plans.
REDNET Prototype overview Rok Stefanic the best people make cosylab.

REDNET Prototype overview Rok Stefanic the best people make cosylab.
Micro-Research Finland Oy Timing System Modules Jukka Pietarinen EPICS Collaboration Meeting, Argonne, June 2006.

Micro-Research Finland Oy Timing System Modules Jukka Pietarinen EPICS Collaboration Meeting, Argonne, June 2006.
Dayle Kotturi Lehman Review May 10-12, 2005 LCLS Timing Outline Scope SLC Master Pattern Generator Introducing the PNET VME receiver.

Dayle Kotturi Lehman Review May 10-12, 2005 LCLS Timing Outline Scope SLC Master Pattern Generator Introducing the PNET VME receiver.
EPICS Collaboration Meeting Fall PAL October 22 ~ 26, 2012 LCLS-I/LCLS-II Timing System Low Level Kukhee Kim for LCLS Timing Team ICD Software,

EPICS Collaboration Meeting Fall PAL October 22 ~ 26, 2012 LCLS-I/LCLS-II Timing System Low Level Kukhee Kim for LCLS Timing Team ICD Software,

Similar presentations

Ads by Google