Download presentation
Presentation is loading. Please wait.
Published byKenneth Clarke Modified over 6 years ago
1
MIPS/PIC3 – Arhitectura PIC32 – set instructiuni
Embedded Computer – Master 2009 Curs9 MIPS/PIC3 – Arhitectura PIC32 – set instructiuni MIPS PIC32 – functii I/O PIC32 – C i/o port Lab.9 – Intreruperi Timer1 Extensii NXT
2
MIPS – Nucleu centarl - Full 32-bit RISC technology
- Register-based processor - Five stage pipeline - MIPS16e for improved code density - Virtual addresses with fixed mapping - Multi-segment memory model - User and Kernel Mode
3
MIPS – Instruction Set Architecture
4
MICROCHIP - MCU
5
PIC32 – Arhitectura
6
PIC32 –
7
PIC/MIPS –
8
MIPS –Prefech Fetches 128-bit data 4x32-bit instructions
Up to 80 MIPS of linear execution 256 Bytes Cache 16 total lines Up to 4 data lines Lockable Lines
9
Operatii multiple 1
10
USB
11
PIC32- platforme de dezvoltare
12
PIC32– Generator clock
13
MIPS – Registre generale – C32
14
MIPS C32 - Atomic bit manipulation
Atomic bit manipulation via special SET, CLR, & INV registers allows faster operations Operates on corresponding base register Only bits specified as ‘1’ are modified Writing 0x0001 to TRISASET register sets only bit 0 in base register TRISA Writing 0x0020 to PORTDCLR register clears only bit 5 in base register PORTD Writing 0x9000 to LATCINV register inverts only bits 15 and 12 in the base register LATC
15
MIPS C32 – Fisier initializare crt0.o
Compiler’s crt0.o performs processor initialization - Initialize Stack, Heap and Global pointers - Clear Uninitialized Data Sections - Copy Initialized Data Flash to Data Memory - Copy RAM Functions from Program Flash to Data Memory - Initialize CP0 Registers - Initialize Exception Vectors - Call main()
16
PIC32 – POSC/FRC
17
PIC32 - Timer 1
18
MIPS
19
MIPS
20
MIPS
21
NXT – Hello world
Similar presentations
© 2025 SlidePlayer.com. Inc.
All rights reserved.