Presentation is loading. Please wait.

Presentation is loading. Please wait.

ECE/CS 552: Multicycle Data Path

Published byRolf Johnston Modified over 6 years ago

Similar presentations

Presentation on theme: "ECE/CS 552: Multicycle Data Path"— Presentation transcript:

1 ECE/CS 552: Multicycle Data Path
© Prof. Mikko Lipasti Lecture notes based in part on slides created by Mark Hill, David Wood, Guri Sohi, John Shen and Jim Smith

2 Multi-cycle Implementation
Clock period tcycle = max(i-mem, reg-read+reg-write, ALU, d-mem) Reuse combinational logic on different cycles One memory One ALU without other adders But Control is more complex Need new registers to save values (e.g. IR) Used again on later cycles Logic that computes signals is reused

3 High-level Multi-cycle Datapath
Note: Instruction register, memory data register One memory with address bus One ALU with ALUOut register

4 Comment on busses Share wires to reduce #signals
Distributed multiplexor Multiple sources driving one bus Ensure only one is active!

5 Multi-cycle Ctrl Signals

6 Multi-cycle Steps Step Description Sample Actions IF Fetch ID Decode
IR=MEM[PC] PC=PC+4 ID Decode A=RF(IR[25:21]) B=RF(IR[20:16]) Target=PC+SE(IR[15:0] << 2) EX Execute ALUout = A + SE(IR[15:0]) # lw/sw ALUout = A op B # rrr if (A==B) PC = target # beq Mem Memory MEM[ALUout] = B # sw MDR = MEM[ALUout] #lw RF(IR[15:11]) = ALUout # rrr WB Writeback Reg(IR[20:16]) = MDR # lw

7 Multi-cycle Control Function of Op[5:0] and current step
Defined as Finite State Machine (FSM) or Micro-program or microcode outputs Next State State Fn Output Fn Current state Inputs

8 Finite State Machine (FSM)
For each state, define: Control signals for datapath for this cycle Control signals to determine next state All instructions start in same IF state Instructions terminate by making IF next After proper PC update, of course

9 Multi-cycle Examples Datapath Look at control FSM
Will walk and $1, $2, $3 through datapath Look at control FSM Will walk and $1, $2, $3 through FSM Repeat for lw, sw, beq taken, beq n-t, j

10 Multi-cycle Example (and)
PCWrite PCSource = 10 ALUSrcA = 1 ALUSrcB = 00 ALUOp = 01 PCWriteCond PCSource = 01 ALUOp = 10 MemRead IorD = 1 MemWrite RegDst = 1 RegWrite MemtoReg = 0 RegDst = 0 MemtoReg = 1 Start ALUSrcA=0 IorD = 0 IRWrite ALUSrcB = 01 ALUOp = 00 PCSrc = 00 ALUSrcA = 0 ALUSrcB = 11 ALUSrcB = 10 LW | SW RRR BEQ J LW SW IF ID EX MEM WB

11 Multi-cycle Example (and)

12 Nuts and Bolts--More on FSMs
You will use FSM control for parts of your processor implementation There are multiple methods for specifying a state machine Moore machine (output is function of state only) Mealy machine (output is function of state/input) There are different methods of assigning states

13 FSMs--State Assignment
State assignment is converting logical states to binary representation Use ECE 352 methods to build real state machine Is state assignment interesting/important? Judicious choice of state representation can make next state fcn/output fcn have fewer gates Optimal solution is hard, but having intuition is helpful (CAD tools can also help in practice)

14 State Assignment--Example
10 states in multicycle control FSM Each state can have 1 of 16 (2^4) encodings with “dense” state representation Any choice of encoding is fine functionally as long as all states are unique (8008 options) Example: RegWrite signal

15 State Assignment, RegWrite Signal
PCWrite PCSource = 10 ALUSrcA = 1 ALUSrcB = 00 ALUOp = 01 PCWriteCond PCSource = 01 ALUOp = 10 MemRead IorD = 1 MemWrite RegDst = 1 RegWrite MemtoReg = 0 RegDst = 0 MemtoReg = 1 Start ALUSrcA=0 IorD = 0 IRWrite ALUSrcB = 01 ALUOp = 00 PCSrc = 00 ALUSrcA = 0 ALUSrcB = 11 ALUSrcB = 10 LW | SW RRR BEQ J LW SW IF ID EX MEM WB State 1 State 2 State 6 State 8 State 9 State 8 (1000b) State 4 State 7 State 9 (1001b) State 5 State 3 State 7 (0111b) State 4 (0100b) Original: 2 inverters, 2 and3s, 1 or2 New: No gates--just bit 3!

16 Multi-cycle Example (lw)
PCWrite PCSource = 10 ALUSrcA = 1 ALUSrcB = 00 ALUOp = 01 PCWriteCond PCSource = 01 ALUOp = 10 MemRead IorD = 1 MemWrite RegDst = 1 RegWrite MemtoReg = 0 RegDst = 0 MemtoReg = 1 Start ALUSrcA=0 IorD = 0 IRWrite ALUSrcB = 01 ALUOp = 00 PCSrc = 00 ALUSrcA = 0 ALUSrcB = 11 ALUSrcB = 10 LW | SW RRR BEQ J LW SW IF ID EX MEM WB

17 Multi-cycle Example (lw)

18 Multi-cycle Example (sw)
PCWrite PCSource = 10 ALUSrcA = 1 ALUSrcB = 00 ALUOp = 01 PCWriteCond PCSource = 01 ALUOp = 10 MemRead IorD = 1 MemWrite RegDst = 1 RegWrite MemtoReg = 0 RegDst = 0 MemtoReg = 1 Start ALUSrcA=0 IorD = 0 IRWrite ALUSrcB = 01 ALUOp = 00 PCSrc = 00 ALUSrcA = 0 ALUSrcB = 11 ALUSrcB = 10 LW | SW RRR BEQ J LW SW IF ID EX MEM WB

19 Multi-cycle Example (sw)

20 Multi-cycle Example (beq T)
PCWrite PCSource = 10 ALUSrcA = 1 ALUSrcB = 00 ALUOp = 01 PCWriteCond PCSource = 01 ALUOp = 10 MemRead IorD = 1 MemWrite RegDst = 1 RegWrite MemtoReg = 0 RegDst = 0 MemtoReg = 1 Start ALUSrcA=0 IorD = 0 IRWrite ALUSrcB = 01 ALUOp = 00 PCSrc = 00 ALUSrcA = 0 ALUSrcB = 11 ALUSrcB = 10 LW | SW RRR BEQ J LW SW IF ID EX MEM WB

21 Multi-cycle Example (beq T)

22 Multi-cycle Example (beq NT)

23 Multi-cycle Example (j)
PCWrite PCSource = 10 ALUSrcA = 1 ALUSrcB = 00 ALUOp = 01 PCWriteCond PCSource = 01 ALUOp = 10 MemRead IorD = 1 MemWrite RegDst = 1 RegWrite MemtoReg = 0 RegDst = 0 MemtoReg = 1 Start ALUSrcA=0 IorD = 0 IRWrite ALUSrcB = 01 ALUOp = 00 PCSrc = 00 ALUSrcA = 0 ALUSrcB = 11 ALUSrcB = 10 LW | SW RRR BEQ J LW SW IF ID EX MEM WB

24 Multi-cycle Example (j)

25 Summary Processor implementation Multicycle implementation Datapath
Control Multicycle implementation

Download ppt "ECE/CS 552: Multicycle Data Path"

Similar presentations

1 Datapath and Control (Multicycle datapath) CDA 3101 Discussion Section 11.

1 Datapath and Control (Multicycle datapath) CDA 3101 Discussion Section 11.
Microprocessor Design Multi-cycle Datapath Nia S. Bradley Vijay.

Microprocessor Design Multi-cycle Datapath Nia S. Bradley Vijay.
1 Chapter Five The Processor: Datapath and Control.

1 Chapter Five The Processor: Datapath and Control.
Prof. John Nestor ECE Department Lafayette College Easton, Pennsylvania 18042 ECE 313 - Computer Organization Lecture 14 - Multi-Cycle.

Prof. John Nestor ECE Department Lafayette College Easton, Pennsylvania ECE Computer Organization Lecture 14 - Multi-Cycle.
Chapter 5 The Processor: Datapath and Control Basic MIPS Architecture Homework 2 due October 28 th. Project Designs due October 28 th. Project Reports.

Chapter 5 The Processor: Datapath and Control Basic MIPS Architecture Homework 2 due October 28 th. Project Designs due October 28 th. Project Reports.
EECE476 Lecture 9: Multi-cycle CPU Datapath Chapter 5: Section 5.5 The University of British ColumbiaEECE 476© 2005 Guy Lemieux.

EECE476 Lecture 9: Multi-cycle CPU Datapath Chapter 5: Section 5.5 The University of British ColumbiaEECE 476© 2005 Guy Lemieux.
1 5.5 A Multicycle Implementation A single memory unit is used for both instructions and data. There is a single ALU, rather than an ALU and two adders.

1 5.5 A Multicycle Implementation A single memory unit is used for both instructions and data. There is a single ALU, rather than an ALU and two adders.
CMPUT 329 - Computer Organization and Architecture II1 CMPUT329 - Fall 2003 TopicI: Building a Multicycle Data Path and a Control Path for a Microprocessor.

CMPUT Computer Organization and Architecture II1 CMPUT329 - Fall 2003 TopicI: Building a Multicycle Data Path and a Control Path for a Microprocessor.
331 Lec18.1Fall 2003 14:332:331 Computer Architecture and Assembly Language Fall 2003 Lecture 18 Introduction to Pipelined Datapath [Adapted from Dave.

331 Lec18.1Fall :332:331 Computer Architecture and Assembly Language Fall 2003 Lecture 18 Introduction to Pipelined Datapath [Adapted from Dave.
.1 1999 ©UCB CS 161Computer Architecture Chapter 5 Lecture 11 Instructor: L.N. Bhuyan Adapted from notes by Dave Patterson (http.cs.berkeley.edu/~patterson)

©UCB CS 161Computer Architecture Chapter 5 Lecture 11 Instructor: L.N. Bhuyan Adapted from notes by Dave Patterson (http.cs.berkeley.edu/~patterson)
EECE476 Lectures 10: Multi-cycle CPU Control Chapter 5: Section 5.5 The University of British ColumbiaEECE 476© 2005 Guy Lemieux.

EECE476 Lectures 10: Multi-cycle CPU Control Chapter 5: Section 5.5 The University of British ColumbiaEECE 476© 2005 Guy Lemieux.
Preparation for Midterm Binary Data Storage (integer, char, float pt) and Operations, Logic, Flip Flops, Switch Debouncing, Timing, Synchronous / Asynchronous.

Preparation for Midterm Binary Data Storage (integer, char, float pt) and Operations, Logic, Flip Flops, Switch Debouncing, Timing, Synchronous / Asynchronous.
ENEE350 Ankur Srivastava University of Maryland, College Park Based on Slides from Mary Jane Irwin ( www.cse.psu.edu/~mji )www.cse.psu.edu/~mji www.cse.psu.edu/~cg431.

ENEE350 Ankur Srivastava University of Maryland, College Park Based on Slides from Mary Jane Irwin ( )
331 W10.1Spring 2005 14:332:331 Computer Architecture and Assembly Language Spring 2005 Week 10 Building a Multi-Cycle Datapath [Adapted from Dave Patterson’s.

331 W10.1Spring :332:331 Computer Architecture and Assembly Language Spring 2005 Week 10 Building a Multi-Cycle Datapath [Adapted from Dave Patterson’s.
Spring 2005331 W11.1 14:332:331 Computer Architecture and Assembly Language Spring 2005 Week 11 Introduction to Pipelined Datapath [Adapted from Dave Patterson’s.

Spring W :332:331 Computer Architecture and Assembly Language Spring 2005 Week 11 Introduction to Pipelined Datapath [Adapted from Dave Patterson’s.
1. 2 Multicycle Datapath  As an added bonus, we can eliminate some of the extra hardware from the single-cycle datapath. —We will restrict ourselves.

1. 2 Multicycle Datapath  As an added bonus, we can eliminate some of the extra hardware from the single-cycle datapath. —We will restrict ourselves.
Dr. Iyad F. Jafar Basic MIPS Architecture: Multi-Cycle Datapath and Control.

Dr. Iyad F. Jafar Basic MIPS Architecture: Multi-Cycle Datapath and Control.
CMPE 421 Advanced Computer Architecture Supplementary material for Pipelining PART1.

CMPE 421 Advanced Computer Architecture Supplementary material for Pipelining PART1.
Datapath and Control: MultiCycle Implementation. Performance of Single Cycle Machines °Assume following operation times: Memory units : 200 ps ALU and.

Datapath and Control: MultiCycle Implementation. Performance of Single Cycle Machines °Assume following operation times: Memory units : 200 ps ALU and.
CPE232 Basic MIPS Architecture1 Computer Organization Multi-cycle Approach Dr. Iyad Jafar Adapted from Dr. Gheith Abandah slides

CPE232 Basic MIPS Architecture1 Computer Organization Multi-cycle Approach Dr. Iyad Jafar Adapted from Dr. Gheith Abandah slides

Similar presentations

Ads by Google