Presentation is loading. Please wait.

Presentation is loading. Please wait.

8 Input Layers (14b+2ctrl=16 b) = 8 coppie LVDS

Published byBeata Lombardo Modified over 6 years ago

Similar presentations

Presentation on theme: "8 Input Layers (14b+2ctrl=16 b) = 8 coppie LVDS"— Presentation transcript:

1 8 Input Layers (14b+2ctrl=16 b) = 8 coppie LVDS
+ 1 extra coppia per 16 extra bits (2 per layer) =16 b 8 Road buses (21 b+3 ctrl = 24 b) Each one needs 1,5 LVDS chip & LVDS connection EE, EP, WR_en The II word can have Extra Road bits. 1,5 x 1,5 cm*2 65 nm Space for DC-DC converters: 3,5 x ~6 cm^2 fra P2 e P3 These 6 cm results from ~ 3 cm saved on P3 e ~ 3 cm already existing on old board between P3 e P2. EE, WR_en ~3.5 cm Road Fifos TLK2501 o 2701 12.2mm × 12,2mm VPFP 64 1 mm thick 16 8+8 16 16 ~7 cm 1,2 cm 8+8 16 ~6 cm 2,5 cm 8+8 16 16 8+8 16 16 1,2 cm XC6SLX16 CPG196 8x8 mm2 1,2 thick 1,2 cm Hit Fifos

2 8 Road buses (25 b+8 ctrl = 33 bit)+
3 control lines = 36 bits per bus. 2 words packet Each bus needs 1 LVDS chip & One LVDS connection NEW 8 Input Layers (15b+2ctrl=17 b) = 8 coppie LVDS EE, EP, WR_en Space for DC-DC converters: 3,5 x ~6 cm^2 fra P2 e P3 These 6 cm results from ~ 3 cm saved on P3 e ~ 3 cm already existing on old board between P3 e P2. EE, WR_en ~3.5 cm Road Fifos TLK2521 12.2mm × 12,2mm TQ 64 1,2 mm thick 18-18 18 ~7 cm 1,2 cm 18-18 16 ~6 cm 2,5 cm 18 18-18 18-18 18 1,2 cm XC6SLX16 CPG196 8x8 mm2 1,2 thick 1,2 cm Hit Fifos

3 Buses di uscita: We have 20 bit addresses on AMchips, to address patterns that flow in 4-chip pipelines. We add 3 bits in the LAMB GLUE to distinguish the 8 pipelines →from the LAMB GLUE we send out 23 bit road addresses. We add extra 2 bits in the AMBoard to distinguish the 4 LAMBs →from the AMB we send out 25 bits With the road address we send out also 8 bit bitmap At the P3 we have 25+8 = 33 bits to transferred in two words, since they flow from the LAMB as 2 word- packets. Added to this we have 3 control bits: EE, EP and WR_EN. We propose this organization into 2 words: 33+3=36 bits fit perfectly in a single chip (18 bits x 2 words = 36 bits). So we propose to use 1 chip/bus and put: 1 chip/bus for a total of 8 buses transfer the bits produced by AMchips: WR_Ex + 17 bits road first word EEx, EPx + 8 bits bitmap + 8 bits road second word The total number of needed chips is 8 instead of 12! HIT BUSES: they fit perfectly in 1 chip/bus: EEx, WR_ENx, 15 Hit bits = 17 bits.

4 Mixed solution to test both FPGA direct connection and TI transceivers – second word can be sent directly 8 Road buses (25 b+8 ctrl = 33 bit)+ 3 control lines = 36 bits per bus. 2 words packet Each bus needs 1 LVDS chip & One LVDS connection 8 Input Layers (15b+2ctrl=17 b) = 8 coppie LVDS Space for DC-DC converters: 3,5 x ~6 cm^2 fra P2 e P3 These 6 cm results from ~ 3 cm saved on P3 e ~ 3 cm already existing on old board between P3 e P2. EE, EP, WR_en EE, WR_en ~3.5 cm Road Fifos XC6SLX45T 4 GTPs XC6SLX45T 4 GTPs TLK2521 12.2mm × 12,2mm TQ 64 1,2 mm thick 18-18 18 ~7 cm 1,2 cm 18-18 16 ~6 cm 2,5 cm 18 18-18 18-18 18 1,2 cm XC6SLX16 CPG196 8x8 mm2 1,2 thick 1,2 cm Hit Fifos

5 Solution with GTXs (up to 6 GHz) + GTPs (up to 3 GHz)
XC6SLX150T 8 GTPs FGG900 31x31 + SY58602 SY58601 XC6VLX75T 8 GTXs XC6SLX45T 4 GTPs 15x15 Zona 48 V va al terrazzino e gira in alto Per andare al P1 DC – DC converter

6 XC6SLX150T 8 GTPs XC6VLX75T 8 GTXs

Download ppt "8 Input Layers (14b+2ctrl=16 b) = 8 coppie LVDS"

Similar presentations

Hybrid pixel: pilot and bus K. Tanida (RIKEN) 06/09/03 Si upgrade workshop Outline Overview on ALICE pilot and bus Requirements Pilot options Bus options.

Hybrid pixel: pilot and bus K. Tanida (RIKEN) 06/09/03 Si upgrade workshop Outline Overview on ALICE pilot and bus Requirements Pilot options Bus options.
COEN 180 SRAM. High-speed Low capacity Expensive Large chip area. Continuous power use to maintain storage Technology used for making MM caches.

COEN 180 SRAM. High-speed Low capacity Expensive Large chip area. Continuous power use to maintain storage Technology used for making MM caches.
Microprocessors. Microprocessor Buses Address Bus Address Bus One way street over which microprocessor sends an address code to memory or other external.

Microprocessors. Microprocessor Buses Address Bus Address Bus One way street over which microprocessor sends an address code to memory or other external.
Track quality - impact on hardware of different strategies Paola FTK meeting 21-02-2007 1.Performances on WH and Bs   2.Now we use all the layers.

Track quality - impact on hardware of different strategies Paola FTK meeting Performances on WH and Bs   2.Now we use all the layers.
1 Sec (2.1) Computer Architectures. 2 For temporary storage of information, the CPU contains cells, or registers, that are conceptually similar to main.

1 Sec (2.1) Computer Architectures. 2 For temporary storage of information, the CPU contains cells, or registers, that are conceptually similar to main.
NETWORK ON CHIP ROUTER Students : Itzik Ben - shushan Jonathan Silber Instructor : Isaschar Walter PART A Midterm presentation Winter 2006.

NETWORK ON CHIP ROUTER Students : Itzik Ben - shushan Jonathan Silber Instructor : Isaschar Walter PART A Midterm presentation Winter 2006.
34 42 49 51 53 55 57 63 67 69 71 73 77 83 Given Connections Solution 1 2 3 4 5 6 95.

Given Connections Solution
FTK poster F. Crescioli Alberto Annovi

FTK poster F. Crescioli Alberto Annovi
17/06/2010UK Valencia RAL Petals and Staves Meeting 1 DC-DC for Stave Bus Tapes Roy Wastie Oxford University.

17/06/2010UK Valencia RAL Petals and Staves Meeting 1 DC-DC for Stave Bus Tapes Roy Wastie Oxford University.
SVT workshop October 27, 1998 XTF HB AM Stefano Belforte - INFN Pisa1 COMMON RULES ON OPERATION MODES RUN MODE: the board does what is needed to make SVT.

SVT workshop October 27, 1998 XTF HB AM Stefano Belforte - INFN Pisa1 COMMON RULES ON OPERATION MODES RUN MODE: the board does what is needed to make SVT.
Modified OSI Architecture for Low-Power Wireless Networks Jay Bruso Mike Matranga.

Modified OSI Architecture for Low-Power Wireless Networks Jay Bruso Mike Matranga.
AMB HW LOW LEVEL SIMULATION VS HW OUTPUT G. Volpi, INFN Pisa.

AMB HW LOW LEVEL SIMULATION VS HW OUTPUT G. Volpi, INFN Pisa.
Computer Science 210 Computer Organization Control Circuits Decoders and Multiplexers.

Computer Science 210 Computer Organization Control Circuits Decoders and Multiplexers.
G. Volpi - INFN Frascati ANIMMA 2011. Search for rare SM or predicted BSM processes push the colliders intensity to new frontiers Rare processes are overwhelmed.

G. Volpi - INFN Frascati ANIMMA Search for rare SM or predicted BSM processes push the colliders intensity to new frontiers Rare processes are overwhelmed.
March 9, 2005 HBD CDR Review 1 HBD Electronics Preamp/cable driver on the detector. –Specification –Schematics –Test result Rest of the electronics chain.

March 9, 2005 HBD CDR Review 1 HBD Electronics Preamp/cable driver on the detector. –Specification –Schematics –Test result Rest of the electronics chain.
Charge Measurement Using Commercial Devices Jinyuan Wu, Zonghan Shi For CKM Collaboration. Jan. 2003.

Charge Measurement Using Commercial Devices Jinyuan Wu, Zonghan Shi For CKM Collaboration. Jan
1 Technion – Israel Institute of Technology Department of Electrical Engineering High Speed Digital Systems Lab Instructor: Evgeny Fiksman Students: Meir.

1 Technion – Israel Institute of Technology Department of Electrical Engineering High Speed Digital Systems Lab Instructor: Evgeny Fiksman Students: Meir.
1 FTK AUX Design Review Functionality & Specifications M. Shochet November 11, 2014AUX design review.

1 FTK AUX Design Review Functionality & Specifications M. Shochet November 11, 2014AUX design review.
Digitization System R&D for APV25 Xinglong Li China Institute of Atomic Energy ( 中国原子能科学研究院 )

Digitization System R&D for APV25 Xinglong Li China Institute of Atomic Energy ( 中国原子能科学研究院 )
Software for tests: AMB and LAMB configuration - Available tools FTK Workshop – Pisa 13/03/2013 Daniel Magalotti University of Modena and Reggio Emilia.

Software for tests: AMB and LAMB configuration - Available tools FTK Workshop – Pisa 13/03/2013 Daniel Magalotti University of Modena and Reggio Emilia.

Similar presentations

Ads by Google